

Design and Implementation of Multiple Input Multiple Output Reversible Sequential Circuit

¹Pramod Chouhan, ²Prof. Priyanshu Pandey

¹M.Tech Scholar, ²Assistant Professor,

Department of Electrical and Electronics Engineering, Patel College of Science & Technology,
Indore, M.P., India

Email: ¹prachouhan2@gmail.com, ²priyanshu.pandey@patelcollege.com

DOI:

Abstract

The repetition of arbitrary production relies upon the quantity of stages in the LFSR. In this way, it is an imperative part in correspondence framework where it play important role in various application such as cryptography application, CRC generator and regulator circuit, gold code generator, for generation of pseudorandom sequence, for designing encoder and decoder in different communication channels to ensure network security. We employ of various inputs and various output shift registers for LFSR on FPGA by using VHDL and analysis the behavior of randomness.

Keywords: Shift Register, Linear Feedback Shift register, Xilinx, FPGA board.

INTRODUCTION

The ease and simplicity in generating and processing the sequences are further responsible for this development. Initially, much of this interest pertained to the use of the sequences in the following areas:

- Simulation of noise in a repeatable manner
- Synchronization of telemetry codes
- Improvement of power content of radar signals without deterioration of their power
- Communication systems
- Automatic error - correction circuits
- Counting and frequency division
- Random number generation

Broad band remote estimation gear. In Spread Spectrum CDMA (SS-CDMA) framework every client is assigned a pseudo (PN) grouping to spread and also disspreading. In this way PN-succession age is viewed as the core of SS-CDMA framework. The maximal length PN-arrangement (m-grouping) is the best known best-portrayed PN-succession whose length is equivalent to its period. Different PN-codes can be produced utilizing Linear Feedback Shift Register

(LFSR).The generator polynomial gives the important criticism taps to the LFSR circuit. The execution of the LFSR circuit with VLSI innovation makes it valuable in low-defer correspondence framework plan.

LITERATURE REVIEW

Mishra Shivshankar et al. [1], this paper center around the usage of configurable (CLFSR) in VHDL and assess its execution as for rationale, speed and memory necessity in FPGA. Conduct usage of CLFSR in VHDL is configurable as far as number of bits in the LFSR, the quantity of taps; places of each tap in the enroll stage and seed estimation of LFSR. The objective gadget utilized for usage of CLFSR is Xilinx Virtex-4 FPGA. For recreation and blend of CLFSR Xilinx ISE 9.2i instrument is utilized. The yield waveforms and timing report are additionally talked about.

Sharma Radhika et al. [2], in chip producing innovation, decrease in chip estimate has extraordinary concern for power dissemination. Low power testing has turned into an essential issue as power dispersal amid testing mode is high as

contrast with typical mode. LFSR is utilized in testing of ASIC chips by producing pseudo asymmetrical examples. This paper manages LFSR by utilizing GDI system. GDI strategy is one of the low power procedure utilized for actualizing different computerized circuits.

This system utilizes just two transistors to configuration quick and low power circuits with enhancement in power attributes. LFSR has been executed by traditional and GDI strategy in Cadence Virtuoso at 90nm innovation. Relative examination is done between the two strategies appearing to 45.4 % and 20 % decrease in power and territory individually in GDI method.

The total number of random state generated on LFSR depends on the feedback polynomial. As it is simple counter so it can count maximum of $2^n - 1$ by using maximum feedback polynomial. Here in this paper we implemented 32-bit LFSR on FPGA by using VHDL to study the performance and analysis the behaviour of randomness. The examination is passed out to discover number of entryways, memory and speed necessity in FPGA as the quantity of bits is expanded. Additionally, the reproduction issue for long piece LFSR on FPGA is exhibited.

As recently the field programmable entryway exhibits have delighted in boundless use because of a few favorable circumstances identified with generally high door thickness, short structure cycle and ease. The best preferred standpoint of FPGA's are adaptability that we reconfigured the structure ordinarily and check the outcomes and confirm it on-chip for contrasting and others PN arrangement generators.

Gazi. Mohammed et al. [5], in the design of a SOC system, random test is gradually becoming an application for IP cores verification. This paper proposes a new random testing circuit based on LFSR to

test the integrated EMIF IP core with restricted random verification methods.

With the pseudo-arbitrary numbers created by LFSR which fills in as a pseudo-irregular number generator, the testing circuit changes over the numbers into test vectors which meet the AHB convention. The test outcomes show this circuit accomplishes irregular testing of the EMIF IP center.

Implemented Methodology Sequential in to Serial-out (SISO) - the information is moved sequentially "IN" and "OUT" of the enlist, one piece at any given moment in either a left or right bearing under clock control.




Fig: 1. Flow Diagram of Serial in Serial Out Shift Register

Sequential in to Parallel-out (SIPO) - the stacked is full with sequential information, one piece at any given moment, with statistics information being accessible.




Fig: 2. Flow Diagram of Serial in Parallel Out Shift Register

PIPO- the information is stacked at the equal time into the catalog, and exchanged together to their particular production by a similar clock beat.




Fig: 3. Flow Diagram of Parallel in Parallel Out

The parallel information is stacked into the register and is moved out sequentially.




Fig: 4. Flow Diagram of Parallel in Serial Out Shift Register

SIMULATION RESULTS

SISO

Design 4-bit SISO shift register are shown in below:




Fig: 5. RTL view and Waveform of 4 bit shift register

PISO

Design 4-bit PISO shift register are shown in below:




Fig: 6. RTL view and Waveform of 4 bit shift register

SIPO

Design 4-bit SIPO shift register are shown in below:




Fig: 7. RTL view and Waveform of 4 bit shift register

PISO

Design 4-bit PISO shift register are shown in below:




Fig: 8. RTL view and Waveform of 4 bit shift register

Table: 1. Device Utilization Summary of Shift Register

Shift Register	Number of Slice	Slice Flip Flop	IOBs	GCLKs
SISO	3	5	6	1
PISO	2	4	7	1
SIPO	3	5	6	1
PIPO	2	4	9	1

Table: 2. Timing Summary of Shift Register

Register	Minimum Period	Maximum Frequency (MHz)	Arrival time before input clock	Max output required time
SISO	1.586 ns	630.517	2.459 ns	6.496 ns
SIPO	1.586 ns	630.517	2.459 ns	6.496 ns
PISO	2.081 ns	480.538	3.291 ns	6.271 ns
PIPO	1.586 ns	2.234	2.459 ns	6.271 ns

CONCLUSION

In this paper, we have discussed the VHDL implementation of shift register for construction of configurable LFSR by number of slice, number of flip flop, input output bounded, lowest period, entry time before max input clock, landing time after max input clock and most extreme recurrence.

REFERENCES

- Shivshankar Mishra, Ram Racksha Tripathi and Devendra Kr. Tripathi, "Implementation of Configurable Linear Feedback Shift Register in VHDL", International Conference on Emerging Trends in Electrical, Electronics and Sustainable Energy Systems (ICETEESES-16).

2. Radhika Sharma and Balwinder Singh, "Design and Analysis of Linear Feedback Shift Register (LFSR) Using Gate Diffusion Input(GDI) Technique", 978-1-5090-0893-3/16/\$31.00 2016 IEEE.
3. Shruti Hathwalia, Meenakshi Yadav, "Design and Analysis of a 32 Bit Linear Feedback Shift Register Using VHDL", International Journal of Engineering Research and Applications, Vol. 4, Issue 6 (version 6), pp. 99-102, June 2014.
4. Khushboo Sewak, Praveena Rajput and Amit Kumar Panda, "FPGA Implementation of 16 bit BBS and LFSR PN Sequence Generator: A Comparative Study", Conference on Electrical, Electronics and Computer Science
5. Lenin Gopal, Nor Syahira Mohd Mahayadin and Adib Kabir Chowdhury, "Design and Synthesis of Reversible Arithmetic and Logic Unit (ALU)", 2014 IEEE International Conference on Computer, Communication, and Control Technology (I4CT 2014), September 2 -4, 2014.
6. Mr. Abhishek Gupta, Mr. Utsav Malviya and Prof. Vinod Kapse, "Design of Speed, Energy and Power Efficient Reversible Logic Based Vedic ALU for Digital Processors", 2012 IEEE.
7. Akanksha Dixit and VinodKapse, "Arithmetic & Logic Unit (ALU) Design using Reversible Control Unit", International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 6, June 2012.
8. Lekshmi Viswanath and Ponni. M, "Design and Analysis of 16 Bit Reversible ALU", IOSR Journal of Computer Engineering (IOSRJCE), Volume 1, Issue 1, PP 46-53, June 2012.
9. M. Morrison and N. Ranganathan, "Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures," IEEE International Symposium on VLSI, pp. 126-131, 2011.
10. Shefali Mamataj, Biswajit Das, Anurima Rahaman, "An Optimized Realization of ALU for 12-Operations by using a Control Unit of reversible gates", International Journal of Advanced Research in Computer Science and Software Engineering, Volume 4, Issue 1, ISSN: 2277 128X, January 2014.

Cite this article as: