

Figure 2. Photomicrograph of TCS102B code generator showing the functional elements of the custom array.

#### Array Design and Simulation

A handcrafted-custom approach rather than the standard-cell approach<sup>1</sup> was used to design the TCS102 array because the logic in the array is inherently repetitive rather than random, and because a mask programmable feature was desired. In addition, the custom approach allows the most freedom to optimize both electrical performance and radiation hardness. The design procedure that was followed entailed optimizing logic and circuit design to assure a high level of tolerance to transient-radiation induced circuit upset, while minimizing the effect on circuit performance of the expected total-dose induced parameter changes.<sup>2</sup> Consideration was given to total-dose induced threshold voltage changes (including transient annealing effects), mobility degradation, increases in subthreshold leakage of n-channel transistors and minimizing the irradiation-bias dependence of transistor parameter changes. For LSI arrays, it is most important to minimize this irradiation-bias dependence to make meaningful irradiation testing and simulations possible. Reasonable simulation and experiments, to data, make predictions of the worst-case bias condition virtually impossible.

Specific design rules included (1) elimination of circuit options that were more sensitive to upset than a 3-input NAND, (2) the bodies of stacked p-channel transistors were clamped to the positive power supply, (3) transmission gates were not used, (4) stacked transistors of the same polarity were limited to three and (5) the p-channel transistor widths in inverters were increased from a typical  $W_p/W_n$  ratio of 1.5 to about 2.0.

As an example, a standard-design master-slave static register stage, shown in Figure 3A, is contrasted with a radiation-hard register stage, Figure 3B, where some of the above rules were incorporated. The standard-design register is sensitive to radiation induced n-channel currents in the transmission gate, TG, (next to the  $D_{in}$  terminal) when this TG is in the OFF state. If  $D_{in}$  is changed to a logic "1" after a logic "0" is entered into the master, leakage through the transmission gate will tend to cause  $D_{in}$  to fall below the logic "1" level and the signal on the master inverter to rise above the logic "0" level.

This effect, when coupled with the reduced noise immunity from radiation-induced parameter shifts, can eventually lead to failure in either the register or the  $D_{in}$  driving source. In contrast, the radiation-hard register stage uses no transmission gates and provides isolation between the  $D_{in}$  signal and the stored data.





Figure 3. A comparison between the standard and a modified design for the register stages.

Extensive transient analysis using the R-CAP<sup>3</sup> computer simulation program was utilized to obtain an optimum design. These simulations were used to evaluate array speed capability, temperature performance and radiation sensitivity. Both total-dose and transient radiation performance was investigated. Model parameters utilized in the simulations are listed in Table I.

TABLE I  
Transistor Parameters Used in Simulations

| Parameter                     | N       |           | P       |           |
|-------------------------------|---------|-----------|---------|-----------|
|                               | OV Bias | +10V Bias | OV Bias | -10V Bias |
| $V_T$ (pre)<br>[V]            |         | 1.5       |         | -1.5      |
| $K'$ (pre)<br>[ $\mu A/V^2$ ] |         | 5.0       |         | 3.35      |
| $V_T$ ( $10^6$ rad)<br>[V]    | 2.5     | 0.5       | -3.5    | -2.5      |
| $K'/K'_0$<br>( $10^6$ rad)    | 0.95    | 0.70      | 0.85    | 0.92      |

To study the effect on circuit performance of the bias conditions during irradiation, the propagation delay of the register stage followed by an output driver was determined by computer simulations using each of the sets of post-irradiation parameters given in Table I. The results showed a signal propagation delay of 54-57 ns when the output makes a positive going transition and 40-43 ns for a negative going transition. These results indicate the insensitivity of this design to irradiation-bias effects, at least for the speed parameter.

The simulated internal delays for the important elements of the TCS102 are listed in Table II for typical, worst-case temperature (125°C) and total-dose irradiation cases. An examination of these data show that 125°C temperature and irradiation have about the same effect on circuit performance. The simulated values also indicate a significant design margin from the maximum 100 ns delay allowable at 10 MHz operation. The predictions of maximum code generator speed using worst-case parameters are 18 MHz at 25°C, 13 MHz at 125°C and 13 MHz after a total-dose of  $10^6$  rad (Si) at 25°C.

Table II

Summary of the Simulated Internal Delays of TCS102 Sub-circuits

| Sub-circuit       | Pre-irrad.<br>25°C | Pre-irrad.<br>125°C | After $10^6$ rad(Si)<br>125°C |
|-------------------|--------------------|---------------------|-------------------------------|
| Code Generator    | 17 ns              | 25 ns               | 26 ns                         |
| Clock Driver      | 13 ns              | 17 ns               | 16 ns                         |
| Clock Control     | 25 ns              | 35 ns               | 34 ns                         |
| Counter Logic     | 49 ns              | 67 ns               | 61 ns                         |
| Counter Output    |                    |                     |                               |
| Register          | 17 ns              | 24 ns               | 23 ns                         |
| Out Drivers       |                    |                     |                               |
| (Double inverter) | 17 ns              | 24 ns               | 22 ns                         |

Critical circuits such as the register stage were analyzed to study their transient-upset behavior. Sapphire photoconduction was assumed to dominate the transient response and a conductivity factor of  $1 \times 10^{-15}$  mho (mil-rad/s) based on test device performance<sup>4</sup> was assumed. A typical simulation result from the transient-upset analysis is shown in Figure 4. These data show that proper circuit operation is maintained at the simulation level with about a 25 percent degradation in the output level during the irradiation pulse. The simulations predicted 5- and 7-volt logic levels at  $10^{11}$  rad/s indicating the proximity to upset. Although the exact upset levels are not necessarily predicted due to uncertainties in input parameters, these results are useful in uncovering circuits particularly susceptible to upset.

#### Array Processing

The circuits were processed using a radiation-hard, self-aligned, Si-gate CMOS/SOS process.<sup>5</sup> The n- and p-transistor islands were separately ion implanted, i.e., a single-epitaxial, full enhancement process. The gate oxide was a 925°C pyrogenic oxide that was annealed in oxygen and nitrogen at the same temperature. The gate-oxide thicknesses ranged from 700 to 850 Å. The P polysilicon gates are boron doped during deposition. The sources and drains are separately ion-implanted (an addition mask is used to shield P<sup>+</sup> areas during phosphorous implantation) and the dopants are activated at 850°C. RF heated Al metalization is used. A low-temperature glassivation overcoat completes the passivation.




Figure 4. Simulated performance of the register circuit to a transient radiation pulse.

The array design rules allowed 0.25 mil polysilicon gate lengths and 0.4 mil minimum metal linewidth with 0.3 mil minimum spacing. Other design and layout rules are outlined in reference 6. Array input protection is provided by a closed-geometry gated diode, resistor and arc-gap that is compatible with the radiation-hard process.

TABLE III

Transistor Parameters Measured on TCS102B Test Devices

|                                | N<br>OV<br>Bias | N<br>+10V<br>Bias | P<br>OV<br>Bias | P<br>-10V<br>Bias | P<br>+10V<br>Bias |
|--------------------------------|-----------------|-------------------|-----------------|-------------------|-------------------|
| $V_T$ (pre),<br>[V]            |                 | 2.0               |                 | -1.0              |                   |
| $K'$ (pre),<br>[ $\mu A/V^2$ ] |                 | 6.0               |                 | 3.7               |                   |
| $V_T$ ( $10^6$ rad),<br>[V]    | 2.0             | 0.0               | -2.5            | -2.2              | -6.5              |
| $K'/K'_0$                      | 0.95            | 0.65              | 0.90            | 0.95              | 0.70              |

Test transistors on the TCS102 array were used to evaluate the performance of the radiation-hard process. These devices were exposed to cobalt 60 irradiation at various bias conditions. The transistor parameters before and after  $10^6$  rad (Si) are listed in Table III. These measured parameters are similar to the parameters used in the simulations except perhaps a slightly larger threshold voltage shift for the n-channel transistors. The large change in the p-transistor threshold observed under positive bias indicates the need for substrate clamps. Radiation-induced back-channel leakage of about  $1 \mu A/mil$  was observed on some wafers and less than  $0.01 \mu A/mil$  was observed on other wafers. All n-transistors exhibited some degree of edge-transistor leakage that was especially pronounced during positive irradiation bias.

#### Electrical Evaluation

TCS102 arrays were evaluated from both radiation-hard process and conventional process lots. Functional performance for the arrays was obtained from 3.5 to 10 volts for the hard process and 2.5 to 10 volts for the standard process. Higher voltage operation is possible but was not attempted. Measurements

of maximum array speed were performed by monitoring the  $X_A$  and  $X_B$  code outputs as the frequency was increased. Maximum frequency of operation as a function of operating voltage is shown in Figure 5 for typical arrays. For the radiation-hard process, the maximum operating frequency ranged from 18-26 MHz and 8-12 MHz for 10 and 5 volt operation, respectively. For the standard process, the maximum frequency range was 27 to 28 MHz at 10 volt operation. These data indicate that a modest (10 to 20%) performance reduction can be expected between the standard and radiation-hard processes. Note that the maximum operating frequency is an internal parameter and hence is independent of output loading. The simulations predicted a maximum operating frequency that was lower than generally observed (Figure 5). These results are expected, since the simulations used worst-case assumptions. In addition, the transistor mobilities assumed in the simulations were generally lower than experimentally observed.




Figure 5. Performance of the code generator array as a function of operating voltage.

Measured signal propagation delays ranged between 45 and 50 ns (at 10V) for the clock input to code output path. Again, these values were slightly lower than the simulated values. The devices fabricated by the standard process had clock-to-output delays ranging from 37 to 43 ns. Propagation delays of 56 to 77 ns were measured for these arrays at 5 volts. Measurements made on the input clock requirements indicated considerable tolerance of the array to variations in clock duty cycle. Measurement of propagation delays as a function of output loading were made. The slope of this characteristic was measured as 0.2 ns per pF up to 60 pF.

Standby or leakage currents for the arrays were found to vary from array to array. The distribution of maximum leakage currents peaked near 200  $\mu$ A (10 volt) for the devices fabricated by the radiation-hard process. The lot produced by the conventional process had lower ( $\sim$  80  $\mu$ A) average leakage. The 10 volt dynamic power was found to depend linearly on frequency at 22 mW/MHz.

Measurement of array performance over temperature showed that the maximum speed of the arrays was reduced by about 15-20 percent from the room temperature speed at 125°C. The simulation predicted a larger decrease in speed (about 30 percent) than the decrease experimentally observed (see Figure 5). Standby current increased by a factor of 100 over the room temperature values at 125°C. The dynamic power of the arrays increased to 250 mW (10 V and 10 MHz) at 125°C as compared with 220 mW at room temperature.

#### Total-Dose Effects

Ionizing total-dose effects on the code generator were evaluated by exposing the devices at the NRL cobalt 60 facility at a dose rate of  $10^6$  rad (Si) per hour. Since in the actual applications the code is continually generated without interruption, the arrays were clocked at 100 KHz during radiation exposure. A portable measurement box was used so that a limited functional test, the maximum frequency of operation and the standby current could be measured immediately after the removal of the devices from the irradiation source. The NRL-EH-4500 computer-controlled test system was then utilized to completely characterize the arrays including a full functional test and measurement of propagation delays at all outputs. In all cases, the arrays were completely characterized within 30 minutes after irradiation. Correlations between the EH 4500 tester and the portable test box indicated negligible annealing in all parameters except the array leakage. Typically, about 20 percent annealing in the standby current was observed during the measurement intervals.

The effect of total-dose irradiation on the TCS-102 array is primarily a reduction in the maximum frequency of operation and an increase in the standby current. The reduction in array performance as a function of irradiation dose is shown in Figure 6. The decrease in maximum operating frequency and increase in propagation delay was about 15 percent after  $10^6$  rad (Si). The simulated results, similar to those obtained for the temperature sensitivity, predicted more degradation than was observed. These data show that significant margin is available at 10 MHz at  $10^6$  rad (Si). Initial failures in some arrays were observed at  $2 \times 10^6$  rad (Si). Some arrays were functional after an irradiation dose of  $3 \times 10^6$  rad (Si). The leakage current increased from 100-500  $\mu$ A before irradiation to about 1 mA at  $10^6$  rad (Si) as shown in Figure 7. The increase in leakage resulted primarily from island-edge-effects and to a lesser extent to back-channel leakage because similar increases in radiation-induced leakage current were observed for arrays taken from wafers where the test transistors showed no back-channel leakage.

#### Transient-Radiation Upset

The transient upset threshold for the array was measured using the 40 MeV LINAC with 50 ns to 1  $\mu$ s electron pulses. Dosimetry was performed for each pulse by 4-1/8 inch TLD dosimeters. The electron pulse shape of the LINAC was monitored using a PIN diode. The array was operated at the nominal 10 MHz clock rate with the radiation pulse synchronized to the SET pulse (start of code generators). The delay between the irradiation pulse and the SET pulse was usually adjusted to about 1  $\mu$ s. Several counter outputs were monitored during and after the irradiation pulse on dual-beam oscilloscopes. Since the SET pulse started the array in a known state, observation of the code generator outputs for only a limited number (about 25) of clock cycles was needed to determine if an upset in any internal register occurred.






Figure 6. Performance curves for the code generator. The irradiations were conducted in a cobalt 60 source at a dose rate of  $10^6$  rad (Si) per hour. The effect of total dose on maximum frequency is given by the dashed curve while the solid line shows the total dose effects on the propagation delay. Output loading for both propagation delay and maximum frequency measurements was between 20-25 pF.




Figure 7. The irradiation induced leakage current as a function of the irradiation dose. The error bars indicate both the variation with the condition of measurement and variability among the devices tested.

To illustrate the transient behavior of the code generator, actual output data near the upset threshold is shown in Figure 8. The center trace shows the proper  $X_A$ -code output after the application of the set pulse. The top trace shows the  $X_A$  output during and after a  $1 \mu s$  irradiation pulse. By comparing the top and center traces, it is clear that the proper  $X_A$  code is maintained during and after the irradiation pulse. The modification to the logic levels during the radiation pulse is in agreement with the simulations. It should be noted that the proper code output was maintained during irradiation even though the array power supply current increased to 200 mA (10 times the




Figure 8. Response of the  $X_A$  output of the code generator when irradiated with  $1 \mu s$  LINAC pulses.

normal dynamic current). As is noted on the lower trace, the improper  $X_A$  code is generated after the irradiation pulse indicating that in this case an internal register changed state during the irradiation.

The transient error threshold was experimentally determined for the array as a function of irradiation-pulse width. These data are given in Figure 9. The array exhibited a transient-upset threshold near  $10^{11}$  rads (Si)/s for 50 ns pulses. The error bars indicate the spread of four different samples tested. A slight decrease in upset threshold for longer pulses was observed due to the variation of dynamic noise immunity with pulse width.<sup>2</sup> Proper circuit operation was verified in these tests by irradiating the device with different input commands to verify that proper logic operation was maintained. No upset was observed from large threshold shifts (maximum dose  $8 \times 10^4$  rads in  $1 \mu s$ ).

### Conclusions

It has been demonstrated that the Si-gate CMOS/SOS technology can be used to fabricate high-performance radiation-hard large-scale integrated circuits. The performance achieved by the TCS102 code generator is summarized in Table IV. These results were achieved by combining modified designs and processes. It was demonstrated that to achieve the full potential of the radiation-hard CMOS/SOS process, care must be exercised in the design not to compromise either the transient or total dose hardness. In addition, the design procedures outlined also eliminate significant irradiation-bias dependent differences in the radiation response. The approach is, therefore, useful in




Figure 9. The threshold between acceptable operation and transient upset for the code generator as a function of the irradiation pulse width. These data were taken with the code generator operating at the nominal (10 MHz) clock rate during irradiation.

establishing reasonable irradiation-test procedures for the qualification of radiation-hard circuits. The approaches outlined can lead to custom LSI devices with near nominal performance after  $10^6$  rad(Si) and achieve error-free operation in excess of  $5 \times 10^{10}$  rad(Si)/s. These arrays can be fabricated without significant compromise to both circuit density and performance.

#### Acknowledgements

The authors would like to thank G. P. Nelson for providing the EH-4500 tester propagation-delay program, and R. Hevey for contributions to irradiation testing. The work of J. J. Fabula in device processing is also acknowledged.

#### References

1. A. Feller, S. Ozga and T. Lombardi, CAD VLSI Design Techniques and Microprocessor Application, ISSCC Digest of Technical Papers, pp. 212-213 (Feb 1978).
2. L.J. Palkuti and R. Pryor, "Radiation-Hard Standard Cell Circuits," IEEE Trans. on NS-23, pp. 1715-1719, Dec. 1976.
3. C.B. Davis and M.I. Payne, "The R-CAP Program - An Integrated Circuit Simulator," RCA Engineer, June 1975.
4. D.H. Phillips, "SOS Device Photoconductivity Prediction," IEEE Trans. on NS-22, Dec 1975; also, W. Heagerty, private communication.
5. J.J. Fabula, D.S. Woo, and S.G. Policastro, "Radiation tolerant Si-Gate CMOS/SOS Processing," SOS Workshop, Vail, Col., Sept. 1977.
6. "Manufacturing Methods for Silicon Devices on Insulating Substrate," AFML Report AFML-Report AFML-IR-516-3(2), Jan. 1974.
7. S. Cohen, G. Caswell, "Improved Input Protection Circuit CMOS/SOS Arrays," IEEE Trans on ED, Sept. 1978.

TABLE IV  
Summary of Typical Characteristics  
of the Code Generator

|                      |   |
|----------------------|---|
| Technology           | P <sup>+</sup> Si-gate, CMOS/SOS radiation-hard process |
| Die size             | 4.83 x 5.13 mm (190 x 202 mils)                         |
| Devices              | 2660  |
| Maximum clock rate   | 25 MHz @ 10 volts                                       |
| Active current       | 20 mA @ 10 MHz  |
| Standby current      | 0.3 mA @ 10 volts                                       |
| Radiation parameters | 0.8-1.0 x 10 <sup>11</sup> Rad (Si)/s (50 ns)           |
| transient upset      | 6-8 x 10 <sup>10</sup> Rad (Si)/s (1 μs)                |
| Total dose           | 10 <sup>6</sup> Rad (Si)                                |