# Results of Recent 14 MeV Neutron Single Event Effects Measurements Conducted by the Jet Propulsion Laboratory

Farokh Irom, Tetsuo F. Miyahira, Duc N. Nguyen, Insoo Jun,

and Eugene Normand, Senior Member, IEEE

*Abstract--* This paper reports 14 MeV neutron induced singleevent effects results for a variety of microelectronic devices that include an ADC, operational amplifiers, optocoupler, flash memory, PowerPC microprocessor, SRAM, and SDRAM. Data were collected to evaluate these devices for possible use in NASA spacecraft.

#### I. INTRODUCTION

**P** revious works have demonstrated that the single event upset (SEU) effects on microelectronic circuits seem to be comparable in the high energy range between neutrons and protons [1]-[2]. The use of more available protons in place of neutrons for energies above 50 MeV is thus commonly accepted. However, at lower energies (e.g. below 50 MeV), differences between protons and neutrons are expected to show up due to the Coulomb interaction between the proton and the nucleus. Therefore, the use of protons instead of neutrons at low energy below, 50 MeV, is incorrect due to their lower interaction cross-section which leads to an underestimate of the SEE cross-section [2]-[4].

When a neutron, being electrically neutral, hits a device, it does not deposit any energy by direct ionization. However, it interacts with an elemental nucleus, for example, a silicon nucleus in a device region, and oxygen nucleus in the oxide layer, or a copper nucleus in the metal layer. This neutron–nucleus event initiates a nuclear reaction. There are two main types of neutron reactions that can create recoils which induce an SEE: elastic scattering reactions and non-elastic reactions [inelastic scattering, and reactions yielding light nuclei other than neutrons, e.g., (n,  $\alpha$ ), (n, p), etc.].

The most probable reactions for which 14 MeV neutrons can induce SEE in silicon are elastic, inelastic scattering events, and the non-elastic reactions (n, p), and (n,  $\alpha$ ). In a (n,  $\alpha$ ) reaction, that also produces a Mg recoil, the  $\alpha$  particle has a limited range (about 55- 80 µm), depending on the energy after the reaction (8.35-11.7 MeV). The energy of a recoil Mg can be up to 3.6 MeV. The maximum energy of a recoil Al from (n, p) reaction is about 2 MeV. The maximum energy of a reach up to 0.5 and 1.6 MeV, respectively.

As indicated, the maximum energy recoil created by a 14 MeV neutron in Si is 3.6 MeV. Since it takes 3.6 eV to generate an electron-hole pair in silicon, this is equivalent to generating a total charge of 0.16 pC. Assuming the charge collection depth is 2  $\mu$ m, we obtain a charge deposition gradient of 0.08 pC/ $\mu$ m, which is also known as the linear energy transfer, LET. Dividing this by the density of silicon (2.3 g/cm<sup>3</sup>) we obtain the LET in more conventional units as 7.8 MeV-cm<sup>2</sup>/mg. Thus, based on a 2  $\mu$ m collection depth, the Mg recoil created by the 14 MeV neutrons has a LET of 7.8 MeV-cm<sup>2</sup>/mg. Therefore, devices with heavy ion SEE LET thresholds greater than ~8 MeV-cm<sup>2</sup>/mg would not be susceptible to 14 MeV neutrons. However, if the heavy ion SEE LET threshold is less than ~8 MeV-cm<sup>2</sup>/mg, the part might be susceptible to the 14 MeV neutrons.

Manuscript received July 22, 2007. The research in this paper was carried out at the Jet Propulsion Laboratory, California Institute of Technology, under contract with the National Aeronautics and Space Administration (NASA).

Farokh Irom is with Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 (USA), phone: 818-354-7463, fax: 818-393-4559, e-mail: farokh.irom@jpl.nasa.gov.

Tetsuo F. Miyahira is with Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 (USA), phone: 818-394-2908, fax: 818-393-4559, e-mail: testsuo.f.miyahira@jpl.nasa.gov.

Duc N. Nguyen is with Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 (USA), phone: 818-354-8554, fax: 818-393-1755, e-mail: duc.n.nguyen@jpl.nasa.gov.

Insoo Jun is with Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 (USA), phone: 818-354-7107, fax: 818-393-4699, e-mail: insoo.jun@jpl.nasa.gov.

Eugene Normand is with Boeing Defense and Space Group Seattle, WA 98124, phone: 206-544-5626, fax: 206-544-5438, email: eugene.normand@boeing.com.

The test results discussed in this paper were undertaken to establish the sensitivity of the electronic devices to 14 MeV neutron induced SEEs. SEE measurements were performed on 11 different types of CMOS and bipolar devices including an Operational Amplifier, an ADC's, a Voltage Regulator, a Comparator, an Optocoupler, Flash Memories, a PowerPC microprocessor, a SRAM, and SDRAMs. Most of the devices under study were previously tested with heavy ions and have heavy ion LET threshold less than 10 MeV-cm<sup>2</sup>/mg.

# II. EXPERIMENTAL PROCEDURE

#### A. Test Facility

The experiments were performed at the Boeing Radiation Effects Laboratory (BREL). The BREL uses a Kaman Sciences A711 neutron generator to provide a beam of 14 MeV neutron beam.

The A-711 neutron generator is a pumped, drift tube accelerator that is used as a positive ion electron accelerator. Deuterons are accelerated into the titanium tritide target by applying a voltage that is typically 160 kV and achieving a beam current of < 3 mA. The nominal neutron source strength is  $1 \times 10^{11}$  neutron/sec, but experience has shown that even for a new tube, the source strength is less than this, approximately 7-8x10<sup>10</sup> neutron/sec and it decreases further with use.

The neutron dosimeter used is the PDM-303 made by the Aloka Corporation in Japan. This neutron dosimeter has previously been used to monitor the neutron flux [5]. Two PDM-303 dosimeters were used for each test exposing the various devices under test (DUTs) to the neutrons. The equivalent neutron fluence was calibrated based on neutron fluxes measured with activation foils.

## B. Device description

We performed the 14 MeV neutron induced SEE tests on the devices listed in Table I. Also, in this table for devices that heavy ion data is available, the corresponding LET threshold and saturated cross section are shown.

#### III. TEST RESULTS AND DISCUSSION

# 1) LTC2052 Op Amp

The part is a quad amplifier and consists of two die. Each die contains two amplifiers. A printed circuit board was fabricated to mount the test device as well as the resistors and the bypass capacitor. A series of  $0.1\mu$ F bypass capacitors were used on the V<sub>+</sub> and V. pins. All of the amplifiers were connected together in series so that the four amplifiers could be monitored for functionality during the test by observing the output of the last amplifier. A 1 kHz sine wave was fed into the first amplifier, because the amplifiers were connected in series, the signal passed through all four of the amplifiers. The output of the last amplifier was monitored using an

oscilloscope. The monitored output was loaded with 2 k $\Omega$  resistors and connected to a high-speed buffer amplifier.

TABLE I
SUMMARY OF HEAVY ION SEE DATA FOR PARTS TESTED WITH 14 MEV
NEUTRON

Device	Heavy Ion SEE	Heavy Ion
	LET Threshold	SEE Saturated
	(MeV-cm <sup>2</sup> /mg)	Cross Section
	ζ <b>υ</b> ,	$(cm^2)$
LTC2052 Op Amp	LET <sub>th</sub> < 8 (SEL)	1x10 <sup>-4</sup>
	[6]	
LTC1609 ADC	5 < LET <sub>th</sub> < 8	1x10 <sup>-3</sup>
	(SEL) [7]	
	LET <sub>th</sub> ~ 0.5 (SET)	2.5x10 <sup>-3</sup> at LET =
6N134 Optocoupler	[8]	30 MeV-cm <sup>2</sup> /mg
	LET <sub>th</sub> ~ 2 (SET)	3x10 <sup>-3</sup>
LM139 Comparator	for 20 mV ∆ V [8]	
LM117HVH	$LET_{th} < 3.5$	1x10 <sup>-3</sup>
Voltage Regulator	(SET) [9]	
	LET <sub>th</sub> ~ 3 (SEU),	2x10 <sup>-11</sup> (SEU) per
	LET <sub>th</sub> ~ 10 (SEFI)	bit,
K9F1G08UOM	[10]	3x10 <sup>-</sup> ° (SEFI) per
NAND Flash		device
S29JL0644 NOR	LET <sub>th</sub> ~ 8 (SEU),	5.7x10 <sup>-12</sup> (SEU)
Flash	LET <sub>th</sub> ~ 8 (SEFI)	per bi <u>t</u> ,
	[11]	3x10 <sup>-/</sup> (SEFI) per
		device
UT8CR512K32	LET <sub>th</sub> ~ 1.5 (SEU)	5x10 <sup>-9</sup>
SRAM	[12]	
	LET <sub>th</sub> < 1.7 (SEU),	9.2x10 <sup>-10</sup> (SEU)
	1.7 < LET <sub>th</sub> < 3.5	per bi <u>t</u> ,
MPC7448	(SEFI)	9x10 <sup>-</sup> (SEFI) per
PowerPC	[13]	device
K4S510432M	No data available	No data available
SDRAM		
MT48LC128M4A2	No data available	No data available
SDRAM		

During irradiation, the current and voltage for  $V_{+}$  and  $V_{-}$ power supplies were monitored and recorded. A Hewlett-Packard (HP) 6629A power supply was used to power the circuit. The  $V_+$  voltage was set to 5.25 V and the V<sub>-</sub> voltage was set to -5.25 V. The nominal current for the supplies were 4 mA and -4 mA, respectively. The power supply clamp currents for both supplies were set to 30 mA and latchup detection threshold currents were set to 20 mA. The power supply could shut down power within about 100 ms after a high-current condition occurred in either of the power supplies. The test system software was able to detect single event latchups (SELs).. The software controls the power supply voltage, and monitors the supply current to the device under test (DUT). The software provides automatic latchup detection and latchup counting. The software also records a strip chart of power supply currents and voltages.

The radiation testing was performed while the device was at an elevated temperature of  $85^{\circ}$  C. The DUT distance from neutron source was 21 cm which provides a flux of  $8x10^{6}$  neutrons per cm<sup>2</sup> per second. No SEL events were detected for a fluence of  $2x10^{10}$  neutrons per cm<sup>2</sup>. The limiting cross

section was calculated from the null result as  $1.9 \times 10^{-10} \text{ cm}^2$ , based on 95% probability (approximately two standard deviations).

# 2) LTC1609 ADC

For the LTC1609 latchup test at BREL, we used an inhouse fabricated printed circuit (PC) board as opposed to the manufacturer's evaluation board. This was done because of the difficulties of shielding the support electronics on the manufacturer's evaluation boards from neutron exposure. For the in-house boards, all of the support electronics were placed away from the direct neutron beam. This PC board provides necessary voltages, clock, input signal required by the DUT and provides a means of monitoring the output signal. A Hewlett-Packard 6629A quad power supply was used to power the test circuit. Two of the four supplies available on the HP6629 were used to power the LTC1609, one supply for V<sub>digital</sub>, and one supply for V<sub>analog</sub>. A third supply was used to power the support DAC. All three supplies were set to +5.25V. The power supply clamp currents were set to 50 mA and threshold currents were set to 20 mA for all supplies. SELs were detected via the test system software.

The radiation testing was performed while the device was at an elevated temperature of 85° C. The DUT distance from the neutron source was 21 cm which provided a flux of  $8\times10^6$  neutrons per cm<sup>2</sup> per second. No SEL events were detected after a fluence of  $2\times10^{10}$  neutrons per cm<sup>2</sup>. The limiting cross section was calculated from the null result as  $1.9 \times 10^{-10}$  cm<sup>2</sup>.

# 3) 6N134 Optocoupler

For this test, a -5 V power supply was connected to the GND pin and the V<sub>cc</sub> pin was grounded. This arrangement allowed the output pull-up resistor to be connected to ground through a 50  $\Omega$  terminator thereby establishing an output voltage of approximately 5 V. The circuit configuration used for testing used a 2.4 k pull-up resistor that was connected to a terminated coaxial cable which eliminates effects of capacitive loading from a more conventional instrumentation (such as a line driver). This allowed very fast transients to be observed. However, the output circuit effectively functions as an attenuator, reducing the normal 5 V switched signal at the output by a factor of 50. Output transients were captured with a Tektronix TDS784 oscilloscope and stored on a computer for analysis. The effective threshold level for transient capture was 200 mV, taking the attenuation factor of 50 into account. The stored waveforms were examined later, applying various criteria to select a subset of the transients that were captured during testing. The radiation testing was performed at room temperature. A total of 1061 single event transient (SET) events were detected for 1.6x10<sup>10</sup> neutrons per cm<sup>2</sup>. The 14 MeV neutron SET cross section is  $6.6 \times 10^{-8}$  $cm^2$ .

#### 4) LM139 Comparator

The same approach as that used for the 6N134 was used to measure transients for the LM139. The input delta voltage for the LM139 was set to 20 mV. No SET events were observed

for a fluence of  $2.9 \times 10^9$  neutrons per cm<sup>2</sup>. This establishes a limiting cross section of  $1.3 \times 10^{-9}$  cm<sup>2</sup> for that device with a 20 mV input delta voltage.

## 5) LM117HVH Voltage Regulator

The LM117HVH, manufactured by National Semiconductor Inc, was tested for SETs. An input voltage of 30 V was used that was bypassed with a 10  $\mu$ F tantalum capacitor. The output voltage was set to 5 V. The output was loaded with a 0.1  $\mu$ F capacitor. A buffer amplifier was used to drive the coaxial cable between the output of the device and the oscilloscope. The supply current was about 5 mA. A heat sink was used. The oscilloscope trigger was set to trigger on deviation above 200 mV at the DUT. No SET events were observed for fluence of  $1.3 \times 10^{10}$  neutrons per cm<sup>2</sup>. This establishes a limiting cross section of  $2.9 \times 10^{-10}$  cm<sup>2</sup>.

#### 6) K9F1G08UOM 1Gb NAND Flash Memory

The Samsung K9F1G08UOM is a 1Gb NAND flash memory organized as 128Mx8 bit.

The Avnet FPGA board with Xilinx Virtex 2PRO was used to test the 1 GB flash memory. The DUTs were erased / verified / programmed and read (EVPR) before exposing them to neutrons. Upon observing any single effect functional interrupt (SEFI), the power to the DUTs was recycled, and the EVPR sequence applied for the next run. The Avnet FPGA board was heavily shielded to prevent upsets from neutrons. The DUT distance from the source was 21 cm. Only one SEU was detected for a fluence of  $3.45 \times 10^{10}$  neutrons per cm<sup>2</sup>. No SEFI was detected. Based on the observation of one event, the 14 MeV neutron SEU cross section is  $2.9 \times 10^{-20}$  per bit per cm<sup>2</sup>. This establishes a limiting SEU cross section of  $1.1 \times 10^{-10}$  per cm<sup>2</sup> per device.

# 7) S29JL0644 64Mb NOR Flash Memory

Spansion S29JL0644 is a 64 Mb NOR flash memory. The Avnet FPGA board with the Trenz FPGA board (Spartan IIe) was used for testing. The DUTs were erased / verified / programmed and read (EVPR) before exposure to neutrons. Upon observing any single effect functional interrupt (SEFI), the power to the DUTs was recycled, and the EVPR sequence applied for the next run. The Avnet FPGA board was heavily shielded to prevent upsets from neutrons. No SEU event was detected after irradiating the DUT with  $2x10^{10}$  neutrons per cm<sup>2</sup>. The limiting SEU cross section is  $2.9x10^{-18}$  per bit per cm<sup>2</sup> and the limiting SEFI cross section is  $1.9x10^{-10}$  per device per cm<sup>2</sup>.

#### 8) MPC7448 PowerPC

The Motorola 7448 PowerPC is fabricated with SOI technology. It uses a partially depleted technology without body ties. It has a feature size of 90 nm with a silicon film thickness of 55 nm and internal core voltage of 1.3 V. It is packaged with "bump bonding" in flip-chip ball-grid array (BGA) packages. Radiation testing was done at a clock

frequency of 1600 MHz using a commercially available evaluation boards manufactured by Motorola for each processor type. The test methodologies used to measure upset errors in the D-cache, registers and hangs are discussed in detail in [12]. A total of 63 D-Cache SEUs were observed while 1 SEFI was detected after irradiating the DUT to  $1.91 \times 10^{10}$  neutrons per cm<sup>2</sup>. The 14 MeV neutron D-Cache SEU cross section is  $1.3 \times 10^{-14}$  cm<sup>2</sup> per bit. The limiting SEFI cross section is  $2.7 \times 10^{-10}$  per device per cm<sup>2</sup>.

#### 9) UT8CR512K32 16Mb SRAM

UTMC UT8Q512K32 is a 16Mb asynchronous SRAM organized as 524,288x32 bit. A test program was developed to use with the Trenz FPGA board with Xilinx Spartan IIe. To simulate the real application of SRAM devices, each DUT was programmed with a random pattern. The pattern was read back during irradiation to verify data retention. The Trenz FPGA board was heavily shielded to prevent upsets from neutrons. The DUT distance from the neutron source was 28 cm. A total of 60 SEUs was measured after irradiating the DUT with  $9.5 \times 10^9$  neutrons per cm<sup>2</sup>. No SEFI was detected. The 14 MeV neutron SEU cross section is  $3.9 \times 10^{-16}$  per bit per cm<sup>2</sup>. The limiting SEFI cross section is  $3.9 \times 10^{-10}$  cm<sup>2</sup> per device.

# 10) K4S510432M 512 Mb SDRAM

Samsung K4S510432M is a 512Mb SDRAM organized as 128Mx8 bit The 3MTS general purpose tester was used to test the SDRAMs at 100 MHz. To mimic real life use of SDRAMs, a random pattern was applied to the DUTs during irradiation. The 3MTS was heavily shielded from neutrons.

The measurements were performed at room temperature. The DUT distance from neutron source was 28 cm. Only the first 64 Mb of the SDRAM were tested. A total of 14 SEUs were observed while 4 SEFIs were detected after irradiating the DUT to  $1.27 \times 10^{10}$  neutrons per cm<sup>2</sup>. The 14 MeV neutron SEU and SEFI cross sections are  $1.7 \times 10^{-17}$  cm<sup>2</sup> per bit and  $3.1 \times 10^{-10}$  cm<sup>2</sup> per device, respectively.

# 11) MT48LC128M4A2 512 Mb SDRAM

Micron MT48LC128M4A2 is a 512Mb SDRAM organized as 128Mx8 bit. The 3MTS was used to test the SDRAMs at 100MHz. To mimic real life use of SDRAMs, a random pattern was applied to DUTs during irradiation.

The measurements were performed at room temperature. The DUT distance from the neutron source was 25 cm. Only the first 64 Mb of the SDRAM were tested. No SEUs were observed while 5 SEFIs were detected after  $3.1 \times 10^9$  neutrons per cm<sup>2</sup>. The 14 MeV neutron SEFI cross section is  $1.6 \times 10^9$  cm<sup>2</sup>. The 14 MeV neutron SEU is  $1.9 \times 10^{-17}$  per bit per cm<sup>2</sup>.

#### IV. SUMMARY

We have presented 14 MeV neutron SEE data for a variety of commercial CMOS and bipolar devices including an Operational Amplifier, an ADC, a Voltage Regulator, a Comparator, an Optocoupler, Flash Memories, a PowerPC microprocessor, a SRAM, and SDRAMs. Most of the devices under study were previously tested with heavy ions and have heavy ion LET threshold less than ~10 MeV-cm<sup>2</sup>/mg. Six of eleven devices under study did not produce upsets during 14 MeV neutrons tests. However, relatively low fluences approximately 1-2x10<sup>10</sup> n/cm<sup>2</sup> were used for these tests, which is too low to produce upsets for devices that have low cross sectio results indicate that the devices with heavy ion threshold below ~8 MeV-cm<sup>2</sup>/mg might be susceptible to 14 MeV neutron SEE's. We summarized our SEE test results in table II.

 TABLE II

 The summary of 14 MeV Neutron SEE Measurements

Device	14 MeV Neutron	14 MeV Neutron
	SEE Cross Section	SEFI Cross
	$(\mathrm{cm}^2)$	Section per
		device $(cm^2)$
LTC2052 Op Amp	1.6x10 <sup>-10</sup> (SEL)	NA
LTC1609 ADC	1.6x10 <sup>-10</sup> (SEL)	NA
6N134 Optocoupler	6.6x10 <sup>-08</sup> (SET)	NA
	1.3x10 <sup>-09</sup> (SET) for	NA
LM139 Comparator	$20 \text{ mV} \Delta \text{ V}$	
LM117HVH	2.9x10 <sup>-10</sup> (SET)	NA
Voltage Regulator		
K9F1G08UOM	1.1x10 <sup>-19</sup> per bit	$1.1 \times 10^{-10}$
NAND Flash	(SEU)	
S29JL0644 NOR	2.9x10 <sup>-18</sup> per bit	1.9x10 <sup>-10</sup>
Flash	(SEU)	
MPC7448	1.3x10 <sup>-14</sup> per bit	$2.7 \times 10^{-10}$
PowerPC	(SEU)	
UT8CR512K32	3.9x10 <sup>-16</sup> per bit	$3.9 \times 10^{-10}$
SRAM	(SEU)	
K4S510432M	1.7x10 <sup>-17</sup> per bit	$3.1 \times 10^{-10}$
SDRAM	(SEU)	
MT48LC128M4A2	1.9x10 <sup>-17</sup> per bit	1.6x10 <sup>-09</sup>
SDRAM	(SEU)	

#### V. ACKNOWLEDGMENT

We would like to thank our Jet Propulsion Laboratory colleagues Cathleen Harris and Beth Baron for their support.

# VI. REFERENCES

- [1] E. Normand, "Extensions of the Burst Generation Rate Method for Wider Application to Proton/Neutron-Induced Single Event Effects," IEEE Trans. Nuc. Sci., 45, 2904, 1998.
- [2] C. Dyer et al., "An Experimental Study of Single Event Effects Induced in Commercial SRAMS by Neutrons and Protons from Thermal Energies to 500 MeV," IEEE Trans. Nucl. Sci., 51, 2817-2824, 2004.
- [3] J. Baggio, V. Ferlet-Cavrois, H. Duarte, and O. Flament, "Analysis of Proton/Neutron SEU Sensitivity of Commercial SRAMs-Pllication to the Terrestrial Environment test Method," IEEE Trans. Nucl. Sci., 51(6), 3420-3426, 2004.

- [4] A. Taber, and E. Normand, "Single Event Upset in Avionics," IEEE Trans. Nucl. Sci., 40(2), 120-126, 1993.
- [5] E. Normand, "Correlation of In-flight Neutron Dosimeter and SEU Measurements with Atmospheric Neutron Model," IEEE Trans. Nucl. Sci, 48, 1996, 2001.
- [6] F. Irom, and T. F. Miyahira, "Catastrophic latchup in a CMOS operational amplifier," IEEE Trans. Nucl. Sci., 52(6), pp. 2475-2480, 2005.
- [7] F. Irom, and T. F. Miyahira, "Test results of single-event effects conducted by the Jet Propulsion Laboratory," Radiation Effects Data Workshop, pp 36-41, 2005.
- [8] A. H. Johnston, T. F. Miyahira, F. Irom, and L. D. Edmonds, "Single-Event Transients in High-Speed Comparators," IEEE Trans. Nucl. Sci., 49(6), pp. 3082-3089, 2002.
- [9] A. H. Johnston, T. F. Miyahira, F. Irom, and J.S. Laird, "Single-Event Transients in Voltage Regulators," IEEE Trans. Nucl. Sci., 53(6), pp.3455-3461, 2006.
- [10] F. Irom, and D. N. Nguyen, "Single Event Effects measurements of NAND Flashes for MSL Project," 2007.
- [11] F. Irom, and D. N. Nguyen, "Single Event Effects (SEE) and Total Ionizing Dose Tests of the Spansion NOR 64 Mbit FLASH for MSL mission," 2006.
- [12] Aeroflex Data sheet.
- [13] F. Irom, F.F. Farmanesh, and C. K. Kouba, "Single-Event Upset and Scaling Trends in New Generation of the Commercial SOI PowerPC Microprocessors," IEEE Trans. Nucl. Sci. 53(6), pp. 3563-3574, 2006.