Planned intervention: On Thursday 19/09 between 05:30-06:30 (UTC), Zenodo will be unavailable because of a scheduled upgrade in our storage cluster.
Published October 1, 2023 | Version v1
Poster Open

Energy Efficiency of Out-of-Order CPUs: Comparative Study and Microarchitectural Hotspot Characterization of RISC-V Designs

  • 1. ROR icon National and Kapodistrian University of Athens
  • 2. Intel (Austin)

Description

Building on the power of open-source RISC-V CPU designs at the register-transfer level (RTL) we evaluate the energy efficiency of the state-of-the-art open-source out-of-order (OoO) RISC-V microarchitecture (SonicBOOM) at three different design points of increasing aggressiveness. We measure the contributions of all major hardware structures and identify their power consumption. Our findings can assist microprocessor designers in making informed decisions regarding the microarchitectural trade-offs, enabling the development of more energy-efficient CPUs by focusing on the major power consumption contributors and their performance criticality.

Files

iiswc2023_chatzopoulos.pdf

Files (676.6 kB)

Name Size Download all
md5:421ad6660a2512a7fb6074e38890d75f
676.6 kB Preview Download

Additional details

Funding

NEUROPULS – NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS 101070238
European Commission