Conference paper Open Access

The Monte Carlo PUF

Vladimir Rozic; Bohan Yang; Jo Vliegen; Nele Mentens; Ingrid Verbauwhede


MARC21 XML Export

<?xml version='1.0' encoding='UTF-8'?>
<record xmlns="http://www.loc.gov/MARC21/slim">
  <leader>00000nam##2200000uu#4500</leader>
  <controlfield tag="005">20170920195946.0</controlfield>
  <controlfield tag="001">897887</controlfield>
  <datafield tag="711" ind1=" " ind2=" ">
    <subfield code="d">6-8 September 2017</subfield>
    <subfield code="g">FPL 2017</subfield>
    <subfield code="a">27th International Conference on Field-Programmable Logic and Applications</subfield>
    <subfield code="c">Ghent, Belgium</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="u">COSIC, KU Leuven</subfield>
    <subfield code="a">Bohan Yang</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="u">COSIC, KU Leuven</subfield>
    <subfield code="a">Jo Vliegen</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="u">COSIC, KU Leuven</subfield>
    <subfield code="a">Nele Mentens</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="u">COSIC, KU Leuven</subfield>
    <subfield code="a">Ingrid Verbauwhede</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">354264</subfield>
    <subfield code="z">md5:cb7a00077a1848a891a945aa2cafe7fb</subfield>
    <subfield code="u">https://zenodo.org/record/897887/files/FPL2017-Monte-Carlo-PUF-KUL.pdf</subfield>
  </datafield>
  <datafield tag="542" ind1=" " ind2=" ">
    <subfield code="l">open</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="y">Conference website</subfield>
    <subfield code="u">https://www.fpl2017.org/</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="c">2017-09-06</subfield>
  </datafield>
  <datafield tag="909" ind1="C" ind2="O">
    <subfield code="p">openaire</subfield>
    <subfield code="p">openaire</subfield>
    <subfield code="p">openaire</subfield>
    <subfield code="p">openaire</subfield>
    <subfield code="p">user-hector</subfield>
    <subfield code="o">oai:zenodo.org:897887</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="u">COSIC, KU Leuven</subfield>
    <subfield code="a">Vladimir Rozic</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">The Monte Carlo PUF</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">user-hector</subfield>
  </datafield>
  <datafield tag="536" ind1=" " ind2=" ">
    <subfield code="c">644052</subfield>
    <subfield code="a">HARDWARE ENABLED CRYPTO AND RANDOMNESS</subfield>
  </datafield>
  <datafield tag="540" ind1=" " ind2=" ">
    <subfield code="u">http://creativecommons.org/licenses/by-nc-nd/4.0/legalcode</subfield>
    <subfield code="a">Creative Commons Attribution Non Commercial No Derivatives 4.0 International</subfield>
  </datafield>
  <datafield tag="650" ind1="1" ind2="7">
    <subfield code="a">cc-by</subfield>
    <subfield code="2">opendefinition.org</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">&lt;p&gt;Physically  unclonable  functions  are  used  for  IP protection,  hardware  authentication  and  supply  chain  security. While many PUF constructions have been put forward in the past decade,  only  few  of  them  are  applicable  to  FPGA  platforms. Strict  constraints  on  the  placement  and  routing  are  the  main disadvantages  of  the  existing  PUFs  on  FPGAs,  because  they place  a  high  effort  on  the  designer.  In  this  paper  we  propose a  new  delay-based  PUF  construction  called  Monte  Carlo  PUF, that  does  not  require  low-level  placement  and  routing  control. This construction relies on the on-chip Monte Carlo method that is applied for measuring the delays of logic elements in order to extract  a  unique  device  fingerprint.  The  proposed  construction allows a trade-off between the evaluation time and the error rate.&lt;br&gt;
The Monte Carlo PUF is implemented and evaluated on Xilinx Spartan-6 FPGAs.&lt;/p&gt;

&lt;p&gt; &lt;/p&gt;</subfield>
  </datafield>
  <datafield tag="773" ind1=" " ind2=" ">
    <subfield code="n">doi</subfield>
    <subfield code="i">isVersionOf</subfield>
    <subfield code="a">10.5281/zenodo.897886</subfield>
  </datafield>
  <datafield tag="024" ind1=" " ind2=" ">
    <subfield code="a">10.5281/zenodo.897887</subfield>
    <subfield code="2">doi</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">publication</subfield>
    <subfield code="b">conferencepaper</subfield>
  </datafield>
</record>
28
10
views
downloads
All versions This version
Views 2828
Downloads 1010
Data volume 3.5 MB3.5 MB
Unique views 2727
Unique downloads 99

Share

Cite as