

From Ferroelectric Material Optimization to Neuromorphic Devices

[Thomas Mikolajick](#), [Min Hyuk Park](#), [Laura Begon-Lours](#), [Stefan Slesazek](#)

First published: 26 August 2022

<https://doi.org/10.1002/adma.202206042>

Abstract

Due to the voltage driven switching at low voltages combined with nonvolatility of the achieved polarization state, ferroelectric materials have a unique potential for low power nonvolatile electronic devices. The competitiveness of such devices is hindered by compatibility issues of well-known ferroelectrics with established semiconductor technology. The discovery of ferroelectricity in hafnium oxide changed this situation. The natural application of nonvolatile devices is as a memory cell. Nonvolatile memory devices also built the basis for other applications like in-memory or neuromorphic computing. Three different basic ferroelectric devices can be constructed: ferroelectric capacitors, ferroelectric field effect transistors and ferroelectric tunneling junctions. In this article first the material science of the ferroelectricity in hafnium oxide will be summarized with a special focus on tailoring the switching characteristics towards different applications. The current status of nonvolatile ferroelectric memories then lays the ground for looking into applications like in-memory computing. Finally, a special focus will be given to showcase how the basic building blocks of spiking neural networks, the neuron and the synapse, can be realized and how they can be combined to realize neuromorphic computing systems. A summary, comparison with other technologies like resistive switching devices and an outlook completes the paper.

1 Introduction

Semiconductor memories are an important ingredient for information systems.^[1] Classically, the random access memory, that is directly interacting with the processing unit, was the domain of semiconductor memories, while magnetic and optical systems were used for nonvolatile storage of large amounts of data. For very fast access speed static random access memories (SRAMs) are used, while for higher density dynamic random access memories (DRAMs) offer a lower cost solution and can still provide very fast random access. With the success of Flash memories and in particular NAND Flash, semiconductor memories have also entered the field of nonvolatile storage. Classically all semiconductor memories were based on charge storage. In SRAM a positive feedback keeps the internal nodes charged or discharged, in DRAM the charge on a capacitor is used to represent the information and in Flash memory either a floating gate or a charge trapping layer is introduced into the gate stack of a metal oxide semiconductor field effect transistor (MOSFET) to store charge that can modify the threshold voltage of the device. However, charge storage has some severe shortcomings. Due to the voltage–time dilemma,^[2] nonvolatility, and fast random access cannot be reached at the same time and high voltages in the order of 10–20 V are required to write and erase charge based nonvolatile memory cells. Finally, scaling down of such devices has reached its limits. Therefore, since many years, concepts based on using an alterable material property like the remanent polarization of a ferroelectric,^[3, 4] the magnetization

direction of a ferromagnetic material,^[5] the phase of a chalcogenide^[6, 7] or the conductance of certain materials modulated by forming conductive channels, switching the barrier height at an electrode or other mechanisms^[8, 9] have become the focus of intense research and development activities. Among these switching mechanisms, ferroelectric switching has the advantage of being a purely field driven mechanism that can be activated at reasonably low voltages and, therefore, has the unique property of combining very low write power consumption with nonvolatility. Already in the 1950s the first attempts to realize a ferroelectric memory have been undertaken.^[10] When silicon-based integrated circuit technology became available, such devices were integrated into semiconductor technology and this led to the first commercial devices.^[11] However, although it was possible to integrate materials like lead–zirconium titanate (PZT) or strontium–bismuth tantalate (SBT) into a metal-oxide semiconductor (MOS) technology, the complexity of these materials hindered scaling at the pace of competing devices and the interest of industry rapidly declined. The first reports on ferroelectricity in hafnium oxide immediately revived the interest in ferroelectric memory devices, since hafnium oxide has been used in complementary metal oxide semiconductor (CMOS) processes since 2007^[12] and, therefore, it was clear that this material will solve the integration challenge. Since then, research on all three basic memory devices possible with ferroelectric materials, namely capacitor based ferroelectric random access memories (FeRAM), ferroelectric field effect transistors (FeFET), and ferroelectric tunneling junctions (FTJ) has gained more and more critical mass. At the same time, it became clear that the traditional von-Neumann architecture of computing devices has reached its limits. Concepts where the data storage and the computing are no longer separated have received more and more interest. Among them, approaches that mimic the human brain promise to solve tasks related to recognizing complex patterns in large amounts of data are extremely promising. In the most simple approach, input nodes are connected to output nodes via several hidden layers of nodes (see **Figure 1a**). Such a neural network, called an artificial neural network (ANN) in the following, is widely used and often implemented in software and run on a conventional von-Neumann computer. This solution is very power hungry and specialized hardware accelerators are being developed that can perform the task more efficiently. Performing the necessary vector-matrix multiplications directly in the memory taking advantage of Ohm's Law and Kirchhoff's Law is particularly interesting, since this approach can overcome the limitations of the von-Neumann bottleneck.^[13, 14] A spiking neural network (SNN) as illustrated in **Figure 1b** is going one step further on the path toward a network that is inspired by the brain. Here neurons and synapses, as found in the brain, are mimicked. Since the neurons only produce spikes at certain events, such SNNs have the potential to further reduce the power consumption of the neural network. In the following, we will show how ferroelectric materials can help to realize both ANNs and SNNs. As a starting point, we will look at the material and its optimization itself. Then we will discuss ferroelectric nonvolatile memory cells, which are the basis for realizing specific circuit elements that can be used in neural networks. Finally we will discuss concepts and the state of the art in realizing functions for brain inspired computing using ferroelectric devices.




Figure 1

[Open in figure viewer](#)[PowerPoint](#)

Simplified schematic of a) an artificial neural network and b) a spiking neural network.

2 Ferroelectric Materials

History of Research on Ferroelectric Materials

The concept of ferroelectricity with two spontaneous polarization states P_s was first suggested in 1912 by Schroedinger introducing the German term “ferroelektrisch.”^[15] It was first experimentally demonstrated in Rochelle salt not earlier than 1920 by Valasek.^[16] During the first decade after its discovery, there have been extensive studies to understand the ferroelectricity in Rochelle salt, but the ferroelectric properties of Rochelle salt were strongly influenced by environmental conditions including humidity. The second ferroelectric material discovered by Busch et al.^[17] was KH_2PO_4 with better chemical stability, and it was followed by the discovery of ferroelectric crystals with similar structure such as KH_2AsO_4 , $\text{NH}_4\text{H}_2\text{PO}_4$, and $\text{NH}_4\text{H}_2\text{AsO}_4$. However, these materials still have a Curie temperature lower than room temperature, so they were not suitable for practical applications.

A material's breakthrough for the practical applications of ferroelectricity was the discovery of BaTiO_3 having the perovskite structure during World War II. BaTiO_3 soon became an important ferroelectric material for applications utilizing high permittivity (even higher than 1000) or piezoelectricity.^[18, 19] Today, BaTiO_3 is still an important dielectric materials used in multi layered ceramic capacitors. The perovskite-structured ferroelectrics have a chemical formula of ABO_3 , where A and B are different cations. Below Curie temperature, the B-site cations have two stable locations deviating from the center of the unit cell along the c -axis of the tetragonal phase resulting in two polarization states P_s . The discovery of BaTiO_3 was followed by the development of a phenomenological theory to describe ferroelectricity by Landau, Ginzburg, and Devonshire,^[20-22] and by the discovery of numerous perovskite-structured ferroelectrics.

$\text{Pb}(\text{Zr}, \text{Ti})\text{O}_3$ (PZT) was the most important perovskite-structure ferroelectric discovered at that time with its high Curie temperature ($\sim 400^\circ\text{C}$), and high remanent polarization ($P_r = 10\text{--}40 \mu\text{C cm}^{-2}$ in thin films), as well as a high piezoelectric coefficient.^[23, 24] Despite the environmental issue related to Pb, PZT is still an industrially important material. Moreover, it should be noted that compositions at the morphotropic phase boundary (MPB) have been intensively studied for PZT, and it triggered research on improving properties of various ferroelectric materials. Another important Pb-containing material is

with its typical relaxor behavior and resulting strong piezoelectricity.^[25, 26]

Ferroelectric materials with two P_s states have been considered theoretically ideal for nonvolatile memories, and the concept of ferroelectric random-access-memory (FeRAM) was first suggested by Buck in 1952,^[10] and could be commercialized in the 1990s.^[11, 27] Searching for ferroelectric materials suitable for the semiconductor devices has been the key task in research on FeRAMs. **Table 1** summarizes the properties of conventional ferroelectric materials such as PZT and SrBi₂Ta₂O₉ (SBT) as well as emerging ferroelectric materials such as doped HfO₂ and (Al,Sc)N.

Table 1. Summary of frequently observed material properties of Pb(Zr, Ti)O₃, SrBi₂Ta₂O₉, doped HfO₂, and (Al, Sc)N^[28]

Parameters	Pb(Zr, Ti)O ₃	SrBi ₂ Ta ₂ O ₉	Doped HfO ₂	(Al, Sc)N
P_r [$\mu\text{C cm}^{-2}$]	10–40	5–10	10–40	80–110
E_c [kV cm^{-1}]	50–70	30–50	800–2000	2000–5000
k	400	200	30	25
Min. thickness in solid state device	50	–	Lower than 5	Lower than 10

For FeRAMs, the perovskite-structured PZT thin film was extensively studied, but it suffered from a limited switching endurance.^[29] and a pronounced sensitivity toward reducing gases like H₂.^[30] The endurance could be improved by adopting new electrode materials such as Ir, IrO₂, RuO₂, and SrRuO₃, which are hard to be integrated into the CMOS technology.^[29, 31, 32] The Aurivillius class of ferroelectrics such as SBT attracted interest at that time due to their higher switching endurance achievable on Pt electrodes,^[29] but with the ferroelectric materials available at that time, the advance of FeRAM was halted at the 130 nm technology node due to the incompatibility of the materials with CMOS processing^[33] and the inability to achieve high polarization values in 3D structures.^[34] Instead, other emerging devices such as resistive switching RAM, magnetic RAM, and phase change RAM have attracted stronger interest than FeRAMs in the first decade of the 21st century. However, the situation abruptly changed after the discovery of ferroelectricity in fluorite-structured HfO₂-based ultra-thin films,^[35, 36] which will be discussed in detail in the next chapter. Moreover, other binary and ternary ferroelectric materials such as Mg:ZnO and (Al,Sc)N are also attracting increasing interest.^[37, 38] Especially, (Al,Sc)N can have a high bandgap and E_c with rather low dielectric constant k , and can reach a P_r as high as 80–110 $\mu\text{C cm}^{-2}$.^[37]

Besides the inorganic ferroelectrics described above, organic ferroelectric materials have also been extensively studied especially for applications in flexible electronics.^[39, 40] The most extensively studied organic ferroelectric material is poly(vinylidene fluoride trifluoroethylene) (PVDF-TrFE) and variations of this system. These organic ferroelectric materials have not just been studied for nonvolatile memory applications,^[41] but also applications in neuromorphic computing have been pursued, as recently reviewed by Li and coworkers.^[40] 2D Van der Waals materials like In₂Se₃^[42] or CuInP₂S₆ (CIPS)^[43] can also be interesting candidates especially in the case when 2D materials should unfold their potential for future electronic devices.

Discovery of Ferroelectricity in Hafnia-Based Thin Films

The ferroelectricity in HfO₂-based thin films was discovered in 2006 by Boescke et al. at the semiconductor manufacturer Qimonda, and was first reported in 2011.^[35] **Figure 2a,b** show the crystallographic structure of the ferroelectric orthorhombic phase (space group: $Pca2_1$) and the first reported polarization–electric field (P – E) curve of a Si: HfO₂ thin film.^[35] This

pioneering work was followed by numerous reports on HfO₂ doped with various dopants such as Zr, Y, Gd, Sr, and La within a few years.^[44-48] Different from the perovskite-structured ferroelectrics with polarization switching by the displacement of B-site cations as well as the distortion of oxygen octahedra, the polarization switching in HfO₂-based ferroelectrics occurs by a displacement of four among the eight oxygen anions in the unit cell.^[35] The theoretical P_s value is 50–55 $\mu\text{C cm}^{-2}$ according to the previous simulation work, and P_r values of 10–40 $\mu\text{C cm}^{-2}$ have been frequently reported from experiments.^[36, 49] The coercive field E_c which is required for the polarization switching is generally 0.8–2.0 MV cm^{-1} . It is affected by dopant species as well as external factors such as interfacial layers and electrode materials.^[36, 49] The high E_c of these fluorite-structured ferroelectrics enabled to induce sufficient memory window (in the range of 1 V) in ferroelectric field effect transistors (FeFETs) even with a thickness below 10 nm. This is different from the perovskite-structured ferroelectric thin films having an E_c in the range of 0.1 MV cm^{-1} or even below.^[28, 36, 49-52] The eye-catching advantage of fluorite-structured ferroelectrics is its compatibility with CMOS technology using established deposition techniques like ALD.^[28, 36, 49-53] It should be noted that HfO₂ is a current gate insulator used in MOSFETs and ZrO₂ is the most common cell capacitor dielectric in DRAMs.^[28, 36, 49-52] Only by minute doping and subsequent annealing, nonvolatility can be additionally induced by the formation of a ferroelectric crystallographic phase, which was a surprisingly promising news for ferroelectric memories. This can become a potential game changer in semiconductor industry based on another material's breakthrough similar to the breakthrough of the amorphous HfO₂ phase previously replacing SiO₂ as the gate insulator in MOS transistors.




Figure 2

[Open in figure viewer](#)[PowerPoint](#)

The first reported a) polarization-electric field (P - E , black curve, left y-axis) and b) dielectric constant-electric field (red curve, right y-axis) curves for ferroelectric and the schematic unit cell structure of Si: HfO₂ thin films. Reproduced with permission.^[35] Copyright 2011, American Institute of Physics. c) P - E curves of a capacitor containing a film. Reproduced with permission.^[56] Copyright 2021, American Institute of Physics. d) J - E and P - E (inset) curves of a TaN/Gd: HfO₂/TaN capacitor after different numbers of cycles. Reproduced with permission.^[58] Copyright 2015, American Institute of Physics. e) P - E curves of a W/Hf_{0.5}Zr_{0.5}O₂/W and a W/Pt/Hf_{0.5}Zr_{0.5}O₂/W capacitor. Reproduced with permission.^[59] Copyright 2011, American Chemical Society. f) $2P_r$ of Hf_{0.5}Zr_{0.5}O₂ thin films as a function of the thermal expansion coefficient of the applied metal electrodes. Reproduced with permission.^[61] Copyright 2020, American Institute of Physics. g) P - E curves of capacitors containing Hf_{0.5}Zr_{0.5}O₂ thin films after chamber cooling (slow cooling rate), air cooling (medium cooling rate), and quenching (fast cooling rate). Reproduced with permission.^[62] Copyright 2020, IEEE.

3 Optimization of Hafnia-Based Ferroelectric Thin Films

The ferroelectric properties in HfO₂ thin film doped with various dopants are promising for nanoelectronic devices since this material system enables much better dimensional scaling compared to perovskite ferroelectrics. Moreover, they are much easier to integrate into CMOS. However, to meet all the requirements for the different device concepts including reliability, there are still open material issues which require urgent solutions. Even more, achieving properties suitable for neuromorphic computing still has barriers that need to be overcome. It should be noted that solid-state-devices with ferroelectric films having a thickness below 10 nm could not be extensively studied before ferroelectric HfO₂ became available. There have been important signs of progress for improving the material properties of HfO₂-based ferroelectrics for different applications. These are reviewed in this chapter.

P_r is an important parameter which reflects the quantity of charged stored in the ferroelectric capacitor structure. Therefore, having a high P_r value is important for 1 transistor–1 capacitor FeRAMs. In ferroelectric field-effect-transistor (FeFET), in contrast, a too high P_r can cause a high depolarization field E_{dep} and a high concentration of trapped charges, which would deteriorate the device reliability.^[54, 55] There have been efforts from numerous researchers to induce high P_r in fluorite-structured ferroelectrics. P_r is strongly affected by the dopant species and some dopants seem to be more favorable to produce high P_r values. One typical example is La with which P_r values even above 40 $\mu\text{C cm}^{-2}$ have been reported.^[44] However, similar high values have not been reproduced by other research groups so far. Luo et al.^[56] reported P_r values up to 53 $\mu\text{C cm}^{-2}$ in

thin films as shown in Figure 2c. But in their work the high leakage current could have affected the measured P_r value although the leakage current contribution was minimized using the PUND measurement technique.^[57] The other important factor is the electrode material, which can affect the crystallographic structure and resulting ferroelectricity of HfO₂-based ferroelectrics. Hoffmann et al.^[58] reported that a P_r of up to 35 $\mu\text{C cm}^{-2}$ could be achieved in Hf_{0.5}Zr_{0.5}O₂ with a TaN electrode (see Figure 2d) and suggested that oxygen vacancy formation due to the TaN electrode might be the reason. Kashir et al.^[59] reported that a P_r of up to 32 $\mu\text{C cm}^{-2}$ could be achieved in Hf_{0.5}Zr_{0.5}O₂ with W electrodes (see Figure 2e). In these samples the wake-up effect was additionally mitigated. Kim et al.^[60] suggested that

the tensile stress induced by the top electrode would affect the P_r value of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films. In their work, the highest P_r of $24 \mu\text{C cm}^{-2}$ could be achieved with the highest thickness of the top TiN electrode of 180 nm. For this thickness the highest tensile strain was observed by X-ray diffraction. Goh et al.^[61] reported that the P_r value of their $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films was strongly correlated to the thermal expansion coefficient of the bottom electrode materials, implying that the thermal stress affects the ferroelectricity. Among the examined W, Mo, Pt, TiN, and Ni electrodes, the highest P_r of $31.2 \mu\text{C cm}^{-2}$ was achieved for W electrodes for which the coefficient of the thermal expansion was the lowest as shown in Figure 2f. Ku et al.^[62] showed that the P_r value of their $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin film could be strongly enhanced by increasing the cooling rate of the rapid thermal annealing process. In their work, a P_r of up to $50 \mu\text{C cm}^{-2}$ could be achieved in $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films directly grown on a Si substrate as shown in Figure 2g.^[62]

The coercive field E_c is one of the most important material parameters of a ferroelectric. On one hand, achieving sufficient E_c is important to have a large enough memory window for a practical FeFET device. On the other hand, a too high E_c value and its wide distribution increases the electric field required for the saturated polarization switching, and deteriorates the switching endurance. Thus, the high E_c of fluorite-structured ferroelectrics is called a “double edged sword.” The general E_c values are $0.8\text{--}2.0 \text{ MV cm}^{-1}$ and are strongly dependent on the dopant species. It is known that larger dopants generally increase the E_c value although the origin of this influence is not clearly understood yet.^[49]

Polarization switching speed is also highly important, especially in order to achieve high speed memory devices. There have been numerous research activities to understand the polarization switching kinetics of HfO_2 -based ferroelectrics. Kim et al. studied the polarization switching kinetics of

thin films under various electric field strengths and different temperatures as shown in Figure 3a.^[63] From the observed domain wall velocity measured using PFM under various electric field strengths, the activation field could be calculated as shown in Figure 3b. The activation field, which is strongly related to the field required for the domain wall propagation, was reported to be 9.3 MV cm^{-1} . This value is several times higher than typical values for perovskite-structured ferroelectrics.^[63] Owing to the existence of energy barriers and pinning sites for the domain wall propagation, the speed of domain wall propagation was reported to be lower compared to that of conventional ferroelectric materials based on a piezoresponse force microscopy (PFM) study.^[64] The maximum velocity of domain walls (0.16 m s^{-1} as shown in Figure 3c) observed in that study was lower than that of PZT thin films.^[64] The overall polarization switching occurs with nucleation and growth of oppositely polarized domains, and the switching kinetics have been an important classical research topic of ferroelectric materials. In Figure 3d an example is shown where data measured using PFM is compared to the nucleation limited switching (NLS) and the Avrami–Ishibashi (KAI) models. To date, the nucleation limited switching (NLS) model and the inhomogeneous field model (IFM) model are generally accepted to describe the polarization switching in polycrystalline HfO_2 -based ferroelectrics.^[64-66] In the NLS model, the distribution in the nucleation time originating from various factors are considered by adopting a Lorentzian distribution function. In the IFM the distribution of the local electric field is considered as an origin of the rather wide distribution of switching time as shown in Figure 3e.^[67] In HfO_2 -based thin films, there are numerous potential causes of the distribution in switching time such as grain boundaries, residual impurities, and oxygen vacancies. Therefore, it is reasonable to accept that the polarization switching could be well described by the NLS

model or IFM. In a nanoscale electronic device, in which only a few grains are included in the ferroelectric layer, stepwise polarization switching could be observed as shown in figure 2f.^[68] This is associated with an accumulative switching effect^[69] which was suggested to be applicable to artificial neurons for spiking neural networks.^[70]




Figure 3

[Open in figure viewer](#)[PowerPoint](#)

a) Time and voltage dependence of the switched polarization $P(t)$ measured at room temperature. The solid lines represent the fitting results using the NLS model considering the Lorentzian distribution of the characteristic switching time for ferroelectric nucleation. b) Domain wall velocity versus the inverse electric field for the 8 nm-thick Si: HfO₂ thin film. (a,b) Reproduced with permission.^[63] Copyright 2019, American Chemical Society. c) Domain wall velocity as a function of time obtained from piezoresponse force microscopy (PFM) studies. d) Fitting of the PFM switching data by the KAI and NLS models. The inset shows the distribution functions for the corresponding models. (c,d) Reproduced with permission.^[64] Copyright 2018, American Institute of Physics. e) Normalized derivative of polarization reversal as a function of normalized voltage and fitted curve based on the IFM model (red line). Reproduced with permission.^[67] Copyright 2018, American Chemical Society. f) Threshold voltage after programming versus the corresponding programming voltage V_p . Three discrete and abrupt V_T shifts corresponding to separate switching of three domains within the stack (inset) can be observed. Reproduced with permission.^[68] Copyright 2017, American Chemical Society.

For the practical application of a nonvolatile memory cell, reliability is a very critical issue. Although the term reliability itself is more related to the device performance, it also plays a key role in the material engineering of HfO₂-based ferroelectrics.^[71] Here, we will discuss retention, endurance, and imprint of simple capacitors with HfO₂-based ferroelectrics. Retention has been a critical issue in FeFETs because rather high depolarization fields E_{dep} can originate from the physical distance between the polarization of the ferroelectrics and the corresponding compensating charges in the semiconductor. The retention issues of polarization in metal/ferroelectric/metal capacitors are not as severe as those in the metal/ferroelectric/insulator/semiconductor stack, which is the core gate stack of FeFETs. Especially on Si, the unavoidable formation of a low- k SiO₂ interface layer is a critical source

of a high E_{dep} . Because of the high E_c and rather low k value of HfO₂-based ferroelectrics, the E_{dep}/E_c ratio within general dimensions of SiO₂ IL for HfO₂-based ferroelectrics is much lower than the one in PZT and SBT, suggesting that adopting HfO₂ gate ferroelectric can significantly enhance the retention of FeFETs.^[50, 54]

However, in ferroelectrics specifically the opposite state retention is more critical than the classical retention caused by the depolarization field or thermal depolarization. The opposite state retention is a consequence of the imprint effect. When a ferroelectric capacitor is stored in a given polarization state, the hysteresis shifts in a way to stabilize the state the capacitor is stored in. As a consequence, the E_c to reach the opposite state becomes larger. After the switching to that state the polarization will be reduced. This has been a critical issue also for perovskite based ferroelectric memories and like for the field cycling endurance, oxygen electrodes helped to strongly reduce this effect. The effect is attributed to charge injection into dead layers at the electrode/ferroelectric interface. Since in hafnium oxide based ferroelectrics the fields are considerable higher, also the fields across tiny dead layers are increased making imprint and opposite state retention a major issue that needs to be resolved.^[72, 73]

Another major reliability issue is the limited number of endurable cycles for HfO₂-based ferroelectrics. In the initial stage of FeFETs with HfO₂-based ferroelectrics, the endurable program/erase number was limited below 10⁶ cycles.^[50, 55] Such low endurance could be attributed to charge trapping and interfacial trap generation.^[50, 55] The issue is that the k value of the SiO₂ IL is only 1/7–1/8 of that of HfO₂-based ferroelectrics. Thus, when E_c of 1 MV cm⁻¹ is applied across a HfO₂-based ferroelectric, roughly 7–8 MV cm⁻¹ of electric field is applied across the SiO₂ IL. This high field causes injection of charge carriers through the SiO₂ IL.^[50, 55] Thus, several attempts have been made to resolve this issue. The insertion of high- k materials instead of SiO₂ IL is one of the most successful solutions without changing the channel material. Ali et al.^[74] reported that inserting a

IL could effectively increase the endurance of FeFETs up to 10⁶ cycles. Tan et al.^[75] reported that 10¹⁰ endurance cycles could be achieved by inserting a IL between the ferroelectric HZO film and the Si substrate. Kim et al.^[76] reported that the endurance of a Mo/HZO/Si capacitor could be increased beyond 10⁹ switching cycles by forming a TiO₂ IL on the

/Si substrate.

The last issue to be discussed in this chapter is the spatial uniformity. In modern ultra large scale integration, it is highly important to decrease the device-to-device-variation. From a viewpoint of material science, it can be achieved by the deposition of films with narrow distribution of material properties. However, it is highly challenging in HfO₂-based ferroelectrics grown by atomic layer deposition. Generally, in the as-deposited state, the amorphous phase is formed, and subsequent annealing (generally by a rapid thermal process) is required to crystallize the material into the ferroelectric orthorhombic phase. Afterward the annealed film is polycrystalline with almost random orientations, and frequently several different crystallographic phases coexist. It has been suggested that the fraction of the nonferroelectric phase could be decreased by an optimized annealing processes and optimized electrode materials.

However, currently there is no clear solution for depositing films with a strong preferred orientation by ALD. Shenk et al.^[77, 78] reported that the 10 nm-thick

and

could have a weak (111) and (002) preferred orientation on TiN bottom electrodes, but the magnitude of the preferred orientation was very low. Park et al.^[79] deposited (111)-oriented HZO film on Pt bottom electrode, but the P_r was negligible despite the fact that a composition of Hf:Zr of 50:50 was used. This is generally known as the optimum condition. Recently, there have been interesting reports on the preferred orientation in sub 3 nm ferroelectric HfO₂ films.^[80] Kim et al.^[80] reported that (112) orientation is dominantly formed within their 2 nm-thick HZO films. However, the polycrystalline films with a strong preferred orientation is limited only to sub-3-nm thickness directly grown on a Si substrate. There is no clear solution to induce strong preferred orientation in HfO₂-based films with higher thickness on bottom electrodes other than Si, requiring urgent solutions for practical applications.

4 Ferroelectric Devices and Their Application in Memories

The remnant ferroelectric polarization reversal can be used to store information in a non-volatile manner. Thereby, the write operation which is basically common to all the different ferroelectric device flavors is always performed by applying an electric field that exceeds the E_c of the ferroelectric layer with typical values of 0.8-2.0 MV cm⁻¹ in the case of ferroelectric hafnium oxide. Depending on the device sizes and material stack configurations a rich variety of switching dynamics including single domain and accumulative switching, gradual switching with many intermediate states, or just digital switching between two distinct polarization states, can be observed (see **Figure 4**). Only the current flow resulting from the displacement of the dipoles is necessary to switch the polarization. Since the ferroelectric is switched between the positive and negative polarization state, the maximum write energy that is required for complete polarization reversal can be estimated simply from the product of the write voltage and the polarization charge: $V_{\text{write}} * P_r$. Typical values of write voltages and polarization charge for 10 nm thick ferroelectric HfO₂ films are in the range of 1-2V and 20–30 $\mu\text{C cm}^{-2}$. Thus, the write energy per area is about 50 $\mu\text{J cm}^{-2}$. Depending on the device size, write energies in the range of just 1-100 fJ are required and the write operation is very energy efficient. However, the main differentiator between the device concepts is the read operation. In general, the ferroelectric polarization causes the formation of a remnant electric field within layer stacks that might be composed from different materials including semiconductor channels or electrodes, metal electrodes and additional dielectric layers. Moreover, the change in ferroelectric polarization causes an electric switching current. The read operation in the different devices can be performed by directly sensing the difference between the charge flowing during polarization switching and the capacitive displacement charge without switching. This is done in the conventional FeRAM concept using just a ferroelectric capacitor. Alternatively an indirect and non-destructive read operation by sensing the impact of the polarization field on the conductance of either a semiconducting channel as is used in a ferroelectric field effect transistor (FeFET) or the polarization dependent tunneling current through a ferroelectric material stack as is done in the ferroelectric tunneling junction (FTJ) can be applied. Hence, basically three different device concepts are nowadays under investigation. Obviously, the different sensing schemes cause different boundary conditions for the device design and their application in electronic circuits as is depicted in **Figure 5**. While the FeFET appears to be the most flexible device featuring very rich dynamics and thus is used in pure memory arrays as well as in more unconventional

applications such as synapse or neuron circuits, the FeCAP device seems to be most suitable just for memory application due to its destructive readout operation. The FTJ due to its very low read currents might fit best into beyond-von-Neumann architectures targeting at data-centric massive parallel computations. Thus, in the following subsections we will first discuss the three memory devices in more detail with respect to their suitability for memory applications. Thereafter, in Section 5 we will shed more light on their specific dynamic features which are interesting for neuromorphic applications.




Figure 4

[Open in figure viewer](#)[PowerPoint](#)

The switching kinetics of ferroelectric devices are determined by the interplay between the individual ferroelectric domains and their characteristics. Accumulative single domain switching can be observed only in small-scaled devices where a very small number of domains is active. Due to the internal gain of the FeFET and its nondestructive and indirect readout scheme this is the only device where this effect can be observed. For larger devices, the ensemble of multiple domains defines the switching kinetics. The stochastic distribution of coercive fields, spatial location of the domains and their impact on the device characteristics give rise to the emergence of gradual switching between many intermediate states in the ferroelectric *PE*-sub-loops. It can be observed in FeFETs, FTJs as well as FeCAPs. Finally, digital switching is attained by complete polarization of all domains in either polarity, independently on the number of involved ferroelectric domains. The figure is in part reproduced with permission.^[81] Copyright 2020, American Chemical Society; reproduced with permission.^[82] Copyright 2017, IEEE; reproduced with permission.^[70] Copyright 2018, American Chemical Society; reproduced with permission.^[83] Copyright 2020, reproduced with permission.^[84] Copyright 2020, AIP Publishing.




Figure 5

[Open in figure viewerPowerPoint](#)

The spontaneous ferroelectric polarization that occurs in ferroelectric materials such as the perovskite structure PZT or fluorite structure hafnium oxide can be used to store information. The memory effect is used in three different device concepts, FTJ, FeCAP, and FeFET. Moreover, the rich switching dynamics such as gradual analogue switching, accumulative switching or digital switching can be used in different applications. The gradual analogue switching is interesting for the application in synaptic weighting elements especially when using FTJ or FeFET devices. Moreover, the accumulative switching properties in small scaled FeFETs is a very interesting feature for the realization of the integration part of LIF-neurons. Finally, deterministic and digital switching is used to realize pure digital single-level or even multi-level memory or content-addressable-memory cells (CAM). These can be further utilized in neuromorphic systems, for example, as routing tables in address-event-representation (AER) based spiking neural networks,^[85] where point-to-point connections between different cells are emulated by sending spikes as identifying addresses via a digital bus system.

Ferroelectric Capacitor and 1T-1C FeRAM

The basic FeRAM concept has been already proposed in the 1950s.^[10] Within this memory concept the two terminals of a ferroelectric capacitor (FeCAP) are connected to perpendicularly oriented lines forming the memory array. Besides this simplest cross-bar array arrangement, in the 1T1C concept the first terminal of the FeCAP is connected to a plate line PL, whereas its second terminal is connected to one source/drain terminal of an additional access transistor, whose second source/drain terminal connects to the bit line BL and its gate to the word line WL. The 1T1C concept in general offers better array disturb immunity. Write operation is performed by applying the write voltages in either polarity between the two FeCAP terminals, for example, via PL and BL while switching on the access transistor via the WL in the 1T1C cell. During read operation the access transistor is switched on again and a voltage pulse is applied to the PL. Depending on the previously stored

polarization within the FeCAP, a polarization reversal occurs and the polarization switching charge is transferred to the BL. There a voltage signal develops which depends mainly on the non-switching capacitive load of the ferroelectric capacitor and the BL as well as the switched polarization charge according to: $\delta V_{BL} = 2P_r / (C_{FeCAP} + C_{BL})$. Hence, the actual read signal that is detected by a voltage sense amplifier (SA), typically being realized as a cross-coupled inverter SA using a fixed reference voltage or a reference voltage generated by reference cells, depends strongly on the whole array design, and there is a trade-off between BL length, FeCAP area, write energy, etc. The destructive read operation requires a write-back operation after readout. Hence, reading of the FeCAP requires up to twice the energy of the single write operation on cell level, depending on the data to be read. FeRAMs are commercially available since the early 1990s^[11] after successful development of mature processing techniques for planar ferroelectric lead zirconium titanate (PZT) films. However, the need for a sufficiently large capacitor together with the limited thin-film manufacturability of the perovskite materials restricted their use to niche applications.^[4] Thanks to its CMOS manufacturing compatibility the ferroelectric HfO_2 paved the way for the integration of scalable 3D ferroelectric capacitors^[86, 87] and thus revived also the interest in the research on FeRAM scaling. First very encouraging results have been recently demonstrated. Functional FeRAM arrays with a memory size of 16^[88] and 64 kBit^[89] have been demonstrated which are interesting for embedded applications. The main challenges for commercialization of this technology as standalone product are the decrease of the ferroelectric layer thickness well below 10 nm and scaling of 3D capacitors toward the 10 nm node. First encouraging results of an 8 Gb 3D FeRAM featuring a 5 nm HZO layer have been presented recently.^[87] In order to attain sufficient read margin between the two states and in view of a certain device-to device variability and some design constraints the reported capacitor area is in the range of 0.2–0.4 μm^2 . Fast write operation in the range of some ns at write voltages of 2–4 V have been shown. Also, high endurance, reasonable data retention^[90] and immunity of the data storage under solder reflow conditions have been demonstrated.^[88] The improvement of the so called “wake-up effect” with increasing of P_r for low cycle counts as well as the “fatigue effect” resulting in a reduction of P_r at high cycle counts and the so called imprint effect which causes a shift of the polarization hysteresis along the field axis which are mainly caused from oxygen vacancy redistribution^[91] and defect generation have to be tackled by proper engineering of the ferroelectric layer stack as well as the electrode materials when targeting at the realization of larger FeRAM arrays. The scalability of the FeCAP-based memory cell using planar capacitors might be improved by the adoption of a 2T1C concept, where an additional read transistor TR is integrated into each memory cell.^[92, 93] In comparison to the 1T1C concept in the 2T1C cell the polarization charge of the ferroelectric capacitor is transferred just to the gate of the read transistor. Hence, a good matching between the size of TR and the ferroelectric capacitor is mandatory and thus the size of both, access and read transistor are mainly responsible for the cell size, implying the integration of the ferroelectric capacitor preferentially in the lower metallization levels and potentially cointegration of a back-end-of-line (BEOL) compatible select transistor.^[93] However, so far single memory cells have been demonstrated and the successful array operation in view of the different read and write disturb effects still has to be proven. Other cell concepts such as differential 2T2C cells^[94] targeting at larger read-margin might suffer from a too large cell footprint, while on the other hand further variants might enable the implementation of new functionalities such as compute-in-memory algorithms already on cell-level.^[95]

Ferroelectric Field Effect Transistor

The read operation of the ferroelectric field effect transistor, which was proposed already back in 1957^[96] relies on sensing the channel conductivity depending on the polarization state of the ferroelectric gate insulator. The electrostatic screening in the channel of the polarization charges at the interface with the ferroelectric, induces a depletion or an accumulation of carriers in the channel. For moderate modulation, the carrier density decays exponentially inside the conductor as described in a Thomas–Fermi approach, with a characteristic length inversely proportional to the square root of the carrier density. The channel material is either a semiconductor such as Si,^[97] Ge,^[98, 99] a semiconducting metal oxide^[100] or a conductor with a carrier density typically below 10^{22}cm^{-3} .^[81] The latter concept is also referred to as ferroelectric thin film transistor (FeTFT). The readout can be performed either at a constant gate voltage by sensing the respective source–drain current or channel conductivity, respectively, or by sensing the required gate voltage in order to attain a certain source–drain current, that is, sensing the FeFET's threshold voltage V_{th} . The actual sensing scheme depends on the application and the used sense amplifier. Functional FeFETs based on perovskite ferroelectrics have been demonstrated already in 1975^[101] and FeFET memory arrays with up to 64 kBit have been realized.^[102] But due to difficulties in the technological implementation, limited scalability, and data retention issues, no commercial devices became available. However, with the discovery of ferroelectricity in the fluorite structure and CMOS compatible HfO_2 also the research in the FeFET concept based on the well-established high-k metal gate CMOS technology was pushed. Since then, very encouraging electrical results of fully front-end-of-line (FEOL) integrated FeFET devices have been reported and memory arrays above 1 Mbit have been realized in 28 and 22 nm technology.^[97] Typical memory windows that are defined as the difference between the high- V_{th} and the low- V_{th} states are in the range of 1–2 V^[103] and dependent mainly on ferroelectric layer thickness and the coercive field together with some other device design features. The ability of fine-grained cointegration of FeFET memory devices together with CMOS logic transistors paves the way for the realization of novel computing architectures that combine the functionality of logic and memory devices.^[104, 105] Another variant of a ferroelectric field effect device was recently introduced by using the 2D ferroelectric

in a ferroelectric semiconductor field effect transistor (FeS-FET).^[106] This material behaves as a semiconductor rather than an insulator and in contrast to the traditional FeFET device, in this device the channel itself and not the gate dielectric is ferroelectric. In this configuration, issues related to charge trapping at the channel/ferroelectric interface disappear. Within the channel and at the interfaces with the gate and the substrates, the ferroelectric charges are screened, resulting in a local change in the carrier concentration. The new properties of such devices yet remain to be explored and more research is required to find its application space.

4.2.1 Memory Density and Ferroelectric Domain Size

In FeFET devices that feature multiple ferroelectric domains, a gradual switching behavior can be observed.^[107] The common understanding of the gradual switching effect is, that multiple current percolation paths form between the source and the drain terminals.^[108] The different polarization dependent local threshold voltages in the channel average out, such that a continuous threshold voltage gradient develops. The number of available memory states is directly linked to the absolute number of ferroelectric domains in the device, the size of the domains being related to the material and to the microstructure of the thin-film. After the breakthrough in 2017 with the demonstration of Hafnia based 5-bit FeFET synapse (Si channel) with symmetric potentiation and depression characteristics,^[82, 109] several variations were proposed. Reducing the footprint of the FeFETs to the 28 nm node lead to a transition

from analog to multi-level behavior,^[68] as the area of the device became comparable to the ferroelectric grain size. That is, there is a direct trade-off between multi-level switching and device scalability. Similar as in the ferroelectric capacitor, a certain device-to-device variability in terms of switching kinetics and resulting threshold voltage after write operation which is mainly caused by the poly-crystalline nature of the ferroelectric HfO₂ so far limits the scalability of the concept to about 0.2 μm² cell size for storing digital values.^[97] This variability might be tackled by further material stack optimization targeting at improved film uniformity and texture of the ferroelectric layer, as was observed in Lanthanum doped films.^[78] Recent results on ferroelectricity in very thin hafnium oxide films on silicon^[110] can be very interesting to optimize the film growth conditions. Additionally, it was also shown, that by controlling the oxygen vacancy concentration in the films the phase composition can be adjusted.^[111] Therefore, tailoring the oxygen vacancy profile in the film could also be a path forward. However, here the trade off with cycling related instabilities, namely wake-up and fatigue of the films needs to be carefully considered.^[91, 112] Improvement in variability can further be attained by proper selection of the electrical write conditions. For example, V_{th} target programming schemes that imply iterative programming and read operation until a certain target threshold voltage value is reached might be applied.^[113] However, the accumulative switching behavior^[69] which results in polarization reversal in FeFETs after application of several subcritical switching pulses might bear a certain risk of unintentional data manipulation in inhibited cells during such repeated write operations in FeFET memory arrays. For synaptic memory devices targeting at gradual and analogue switching, for example, in neuromorphic chips maximizing number of intermediate conductance levels is key for attaining high accuracy. Thus, to maximize the number of ferroelectric domains technology processes are being developed to allow for the integration of ferroelectric synapses in the BEOL, that is, above the CMOS levels, thus increasing the available synapse area. The challenging technology step for such integration relates to the crystallization temperature of ferroelectric materials, which should not exceed 450 °C to avoid any damages to the peripheral and neurons circuitry.^[81, 114] In addition to fabricating a BEOL compatible FeFET based on an indium–tungsten–oxide channel, Aabrar et al. introduced a dielectric layer between two ferroelectric HZO 5 nm thick films, stabilizing partial polarization states and reaching 7 bits per cell.^[114] To maintain a higher number of memory states while seeking for a reduced footprint, an alternative route for scaling the devices is the development of 3D devices and FinFeFETs, enabled by the atomic layer deposition of Hafnia ferroelectrics. For example, FinFeFETs of ref. ^[115] have 2 bits per cells for a fin width of 18 nm. Analog resistive switching was demonstrated in BEOL compatible FinFeFETs with a metal oxide channel.^[116] Finally, attempts have been made to implement FeFETs into 3D-NAND structures.^[117, 118] In contrast to the conventional NAND-FLASH, a faster write operation at lower voltages is envisioned. However, due to the limited memory window in the range of 1–2 V and device variability the realization of multi-level operation with more than 2–3 bits per cell might be problematic. Hence, this kind of memory could target at a higher speed but lower density storage class memory (SCM).^[119] Another issue in the ferro-3D-NAND concept is the comparably low write voltage of the FeFET devices, which can cause issues especially for reading devices along the NAND string and for the write inhibit schemes. Thus, increasing the ferroelectric layer thickness might be the way to go for 3D-NAND, hence increasing the write-voltages and memory window^[103] at comparatively low cost in terms of cell-area.

4.2.2 FeFET Reliability: Charge Trapping, Retention, and Endurance

The limited direct read after write capability of Si-channel based nFeFETs is caused by the strong electron trapping mainly during write operation with positive gate voltages. Unfortunately in these devices, an interfacial SiO₂ layer between the ferroelectric layer Si-channel material is unavoidable, which—if not intentionally implemented—would form during the crystallization anneal that converts the as-deposited amorphous HfO₂ into the orthorhombic Pca2₁ phase. Since the ratio between the permittivity of the interfacial SiO₂ layer and the doped and crystallized HfO₂ is in the range of 1/7–1/8, a rather large field of about ten times the coercive field of the ferroelectric applies to the interface. Obviously, high electric fields in the range of 10 MVcm⁻¹ can cause a strong electron injection into the layer stack, thus causing the unintentional charge trapping and drift effects as well as a wear out of the interfacial layer. These effects are also limiting the cycling endurance to typical values in the range of 10⁵ cycles. Moreover, the dielectric capacitor connected in series to the ferroelectric capacitor causes a depolarization field^[72] that made the realization of nonvolatility in FeFET devices almost impossible for decades.^[120] Here, the high coercive field together with the comparable low dielectric permittivity of ferroelectric hafnium oxide turns out to be a large advantage.^[54] These effects can be further adjusted by material stack engineering, for example by increasing the *k*-value of the interfacial layer by introducing a SiON layer,^[74, 75] and by interface and band structure engineering. Recently it has been reported, that similarly manufactured pFeFETs based on a Si-channel exhibit a much lower charge trapping and threshold voltage drift after write operation,^[99] offering a direct read after write operation. A second approach is to change the channel material, for example, by using semi-conductive metal oxides bears the opportunity to get rid of the additional interfacial layer, for example using amorphous indium tungsten oxide. Dutta et al. reported an endurance of 10¹¹ cycles, a retention higher than 1000 s at 85 °C, and an operating voltage of +/-1.6 V.^[121] The first InGaZnO based FeTFT by Kim et al.^[122] showed large on/off (40) and high endurance, good linearity in the weight update, and recent work shows even larger on/off ratio of 10⁵ and endurance of 10⁷ cycles.^[123] Such concepts are especially interesting for the realization of FeFET devices in the BEOL of CMOS technologies.^[81] A third approach is the introduction of an internal metal gate (IMG) leading to ferroelectric metal field effect transistor (FeMFET). An IGZO/HfO₂/IMG/HZO/TiN memory device showed threshold voltages of only -0.41 and -0.28 V for an IMG made of TiN,^[124] indicating weak defect trapping in the device. In similar MFMIS synapses with a tungsten IMG, 10⁸ cycles and 10 years of retention were achieved.^[125] Additional interesting electrical features such as a virtual increase or even shift of the whole memory window by applying a back-bias are attained when implementing double-gate transistors as was demonstrated based on a 22 nm FDSOI technology.^[126]

Ferroelectric Tunnel Junctions

Under the name “ferroelectric tunnel junctions” exists a broad variety of two-terminals devices comprising a ferroelectric layer that is thin enough to allow a current to flow through it. This basic concept was proposed by L. Esaki et al. already in 1971 as a “polar switch.”^[127] But again it took more than three decades until first functional FTJ devices were demonstrated mainly due to difficulties in fabrication of an ultra-thin ferroelectric layer with thicknesses below 4 nm being mandatory to attain reasonable tunneling currents. A first significant milestone was reached in the 2000's when electroresistance (a change in electrical resistance with current) in ferroelectric tunnel junctions was obtained using a 6 nm thick PZT ferroelectric film sandwiched between a metal (Pt) and a n-type semiconductor (strontium ruthenate) electrode^[128] or using BaTiO₃ ferroelectric layers.^[129] Since the discovery of

ferroelectricity in the fluorite structure HfO_2 , several FTJ devices have been demonstrated using this CMOS-compatible material.

4.3.1 Tunneling Electroresistance Ratio

According to the model proposed by Zhuralev et al.,^[130] the screening of the negative or positive polarization charges in a semiconducting electrode creates a depletion or an accumulation layer, modulating the effective tunneling barrier thickness and thus the tunneling probability. The polarization-dependent current can be measured nondestructively when applying voltages to the electrodes that are smaller than the coercive voltage V_c of the ferroelectric layer stack. In order to attain a reasonable current difference between on- and off-state and thus a large tunneling electroresistance ratio (TER), which is defined by $\text{TER} = (G_{\text{LRS}} - G_{\text{HRS}})/G_{\text{HRS}}$ as the ratio between G_{LRS} the conductance in the low- and G_{HRS} the conductance in the high-resistive state, respectively, the FTJ device has to be formed with an asymmetric layer stack. For example, different metal electrodes featuring different screening lengths of electrons result in a different band bending at the ferroelectric-to-electrode interface, thus modulating the effective tunneling barrier. However, the effect of screening length on the electroresistance modulation is limited, thus resulting in a low TER.^[131] Improvement can be obtained by replacing one electrode by a semiconductor material featuring a much lower carrier density and thus resulting in a larger band bending and higher TER^[132] or by electrode work function engineering.^[133] Similarly as in the FeFET device it is complicated to avoid the formation of an additional interfacial layer when depositing the hafnium oxide directly on Si or Ge, giving rise to an even larger asymmetry in the stack, but reducing the on-currents. The use of a metallic oxide interlayer (for example atomic layer deposited tungsten oxide^[134] or indium gallium zinc oxide^[135]) allows for the fabrication of asymmetric stacks with large currents. In the double-layer FTJ concept, an additional tunneling dielectric layer is intentionally inserted between one of the metal electrodes and the ferroelectric switching-layer^[136-138] or in combination with a semiconducting electrode.^[139] In this concept, the functionality of ferroelectric switching layer and dielectric tunneling layer are separate and thus these layers might be optimized independently. However, due to the imperfect screening of the polarization charge, the depolarization field and its impact on the data retention becomes more important. Improvement was reported by the adjustment of the work-function of the electrodes.^[140] Typical current densities are in the range below $1 \text{ pA}\mu\text{m}^2$. Such low on-currents bear a challenge for the read-out operation. In memory arrays typically currents in the range of some μA are mandatory for reading the memory state in the ns-range. That is, for scaled FTJ devices read times in the range of several $10 \mu\text{s}$ are mandatory. Thus, increasing the on-current density while keeping the TER high is one of the most important objectives of FTJ optimization. In order to increase the on-current density a lower stack-thickness is preferable. FTJs with just 1.5 nm epitaxially grown ferroelectric HZO on single crystalline SrTiO_3 (STO) (001) substrate have been demonstrated that feature high TER ratio and large on-currents.^[141] However, for ALD-deposited ferroelectric HfO_2 layers that would be mandatory for CMOS integration it has been reported that the ferroelectric properties degrade with scaling the layer thickness.^[142] A potential solution was found by first depositing and crystallizing a thicker ferroelectric layer and in a second step reducing its thickness by adoption of an atomic layer etching (ALE) step,^[143] yielding current densities of several $\text{pA}\mu\text{m}^2$ and a TER of above 10^3 . Similarly as in the FeFET case, gradual polarization switching can be attained in FTJ devices. Moreover, since the current flow is perpendicular to the layer stack and no percolation paths form, an even more gradual switching effect can be attained.

4.3.2 Depolarization Fields in Ferroelectric Tunnel Junctions

In the ideal case of a symmetric MFM capacitor, the polarization charges are screened and the various ferroelectric domain configurations are stable. In functional devices the retention of—generally one out of the two extreme—memory states can be affected by the existence of a depolarization field. The latter can originate from the reduced ferroelectric film thickness^[144] in synaptic weights such as ferroelectric tunnel junctions, or from the use of asymmetric electrodes exhibiting a different work function. In most technologies, the conductance change obtained in the synaptic weight originates from the ferroelectric field-effect, and in at least one of the two configurations the polarization charges are not screened by a metallic layer but by a conducting layer with a limited carrier density,^[145] a depleted semiconducting layer (see ref. [146] for a temperature dependent study of the depolarization field) or, as described in the previous paragraph, a dielectric layer. The poor screening eventually leads to the spontaneous backswitching of ferroelectric domains toward the most stable configuration. Nevertheless, energy band diagram engineering allowed for the fabrication of ferroelectric nonvolatile memories exhibiting retention higher than 10 years.^[135] In particular, Van der Waals heterostructures based on a

layer and a CIPS ferroelectric film show excellent retention during 10^3 s and the 10 years projection. Although the fabrication methods such as exfoliation and transfer on Si are not compatible yet with production lines, these devices feature promising characteristics: no wake-up, operation voltage below 5 V and on/off higher than 10^4 using an MoS₂ channel^[147] or an In₂Se₃ channel.^[148] In summary, instead of being the perfect memory device, FTJs are rather interesting candidates as synaptic devices^[138] to be used as single or differential elements in synaptic circuits^[149] or in arrays in a cross-bar arrangement.^[150] These applications will be discussed in more detail in the next section.

5 Ferroelectric Devices for Neuromorphic Computing

The development of ferroelectric devices for usage in neural networks, driven by the demand of weight storage in ANNs, follows decades of research on resistive elements and nonvolatile memories. In 2008, Strukov and coworkers identified the connection between resistive switching memory cells and the memristor concept proposed by Chua back in 1971.^[151, 152] Consequently Chua stated: “All 2-terminal nonvolatile memory devices based on resistance switching are memristors,”^[153] and the first work on intermediate electroresistance levels in BiFeO₃^[154] and BaTiO₃^[155] perovskite ferroelectric tunnel junctions gave birth to ferroelectric memristors. In NVM applications, the programming procedure ensures that a predefined information is stored in the ferroelectric memristors. In this section, we will describe how for neuromorphic application, in addition, both the resistive properties of the synaptic elements (weights and synapses) and the programming dynamics are key. In ref. [156] Shimeng Yu proposed the following desirable performances metrics for synaptic devices: a device dimension below 10 nm, over 100 distinct resistance states, an energy consumption below 10 fJ per programming pulse, a dynamic range above 100, 10 years retention for inference applications and an endurance above 10^9 updates for online training application. In this section, we will detail how the requirements vary depending on the use of the synapse, link the later to the ferroelectric materials properties and provide examples. For the resistive properties, the requirements in term of current–voltage linearity will be specified depending on the number of bits represented by the synaptic element. Then, we will describe why the memory properties requirements differ for weights in ANN inference and ANN online-learning, as well as for synapses in SNN. In the second part on this section the focus will be

on the programming dynamics. Different circuit structures and algorithms lead to different requirements in terms of weight update. We will define weight update “linearity,” a key figure for evaluating the learning rate of an ANN, as well as desired nonlinearities in synapses for SNN. We will describe how in both cases these parameters relate to the ferroelectric domains switching dynamics.

Resistive Properties of the Synaptic Elements

In artificial neural networks (Figure 1a), the information propagates from one layer of nodes to the next. Between each layer, a matrix–vector multiplication, or multiply and accumulate operation, is performed. By analogy with the brain, the matrix elements of a static ANN are called “synaptic weights.” This operation can be implemented in the analog domain by adding the voltage drops along the bitline in a cross-bar array of programmable memristors. In a crossbar configuration, the “accumulate” operation is physically obtained by Kirchhoff’s law: at each bitline, the currents coming from the various wordlines are summed. In Ohmic resistors, the “multiply” operation lies in the linear relationship: $I = G \cdot U$ where I is the current, G the conductance and U the input voltage. In binarized neural networks^[157] or ternary neural networks,^[158] the weights are constrained to two or three values and the linearity of the current–voltage characteristic is not required. The implementation of the multiply and accumulate operation using a crossbar of analog weights^[159] requires such linearity, and experimental demonstration of classification using a crossbar arrangement of resistive memory cells was successfully demonstrated.^[160] In two-terminals devices, both during the weight update (Figure 6d) and the reading (Figure 6e) the current flows through the ferroelectric layer. In FTJs, the conduction mechanisms are generally non linear: in ferroelectric or dielectric tunnel barriers, either Direct or Fowler–Nordheim tunneling (FNT)^[155, 161, 162] is observed. Increasing the thickness of the ferroelectric layer leads to an increase in the relative contribution of the thermionic emission.^[163] In hafnia ferroelectrics, the presence of shallow traps is associated to Poole–Frenkel conduction^[164] or modified Schottky emission,^[165] which are also nonlinear conduction mechanisms, making them poor candidates for the analog implementation of the “multiply” operation. Berdan et al. exploited the fact that the nonlinearity factor was constant for various conductance levels in ferroelectric

tunnel junctions: as represented in Figure 6a, the nonlinearity of the current–voltage relation was circumvented by logarithmic line drivers.^[166] Another approach relies in exploiting the limited number of electrons that can be excited to the conduction band of the ferroelectric layer, either from impurity levels or from the valence band, leading to Ohmic conduction at small bias. In HZO films thinner than 3 nm, linear current-voltage characteristics were obtained up to 100 mV, for a current density reaching 0.01 Acm^{-2} .^[134] The nonlinearity is easily circumvented in three-terminal synaptic elements or FeFETs, where the current during the reading does not flow through the ferroelectric layer but through a channel material. In three-terminals devices, the weight update (Figure 6f) is performed using the gate (G) and the drain (D), whereas the reading (Figure 6g) is performed by the channel (S–D) read-out. In this configuration, excellent I_{DS} – V_{DS} linearity was obtained using conducting oxides, for example In_2O_3 ^[81] or BaSnO_3 ^[167] as channel materials. Indium–tin-oxide (ITO) shows Ohmic conduction and can be combined with HZO in a BEOL compatible process.^[168] Combining ferroelectric gates with 2D materials, whose integration remain difficult, can also lead to devices with linear conduction. ReS_2 using Au/Cr contacts exhibited an on/off ratio up to 10^7 using a P(VDF-TrFE) ferroelectric in the gate stack,^[169] and

using Ti/Al/Au contacts exhibited an on/off ratio of up to 10^6 using HZO in the gate stack.^[170] Finally, other approaches than summing the weights using Kirchhoff's law were suggested. Kamimura et al. proposed to use the threshold voltage of the FeFET instead of the channel conductance to represent the synaptic weight. The product sum operation is not operated using Kirchhoff's law but by summing a number of clock pulses in 4-bit MFIS FeFET transistors.^[171] A cycling endurance of 10^4 cycles, a dynamic range of 10^4 and lower power consumption per neuron compared to the sequential product-sum operation were obtained. In addition, computing concepts using hybrid precision were proposed with ferroelectric devices. In a 2T-1FeFET synapse, the 6-bit less significant bits (LSB) are represented by the volatile gate voltage of a FeFET and four polarization states serve as 2-bit most significant bits (MSB).^[172] Kazemi et al. proposed a 6-bit synapses consisting of a 3T1C cell for the LSBs and of a 1T-1FeMFET cell for the MSBs (four states).^[173]




Figure 6

[Open in figure viewer](#)[PowerPoint](#)

a) Current measured after programming a HfSiO FTJ device in 16 different states, using the circuit shown in the inset: a logarithmic wordline driver (red), a bitline transimpedance amplifier (blue) and a nonlinear FTJ memristor. Reproduced with permission.^[166] Copyright 2020, Springer Nature. b) Conductance measured after programming a FTJ device using pulse of constant amplitude $V_{pot} = 1.4V$ and $V_{dep} = 2.0V$, and of exponentially increasing duration, as represented in the top right inset. The conductance is measured by a DC bias of 100 mV. The bottom left inset shows the overlap of six consecutive cycles in a narrow range. Reproduced with permission.^[165] Copyright 2022, John Wiley and Sons. c) Drain (D)–Source (S) conductance measured after programming a HZO/HfO₂/HZO/IWO FeFET device using pulses of constant duration and linearly increasing amplitude, as represented in the inset. The linearity coefficients α_p and α_d are defined in ref. ^[183]. Reproduced with permission.^[114] Copyright 2022, IEEE. In two-terminals devices, d) the weight update and e) the reading use the same connections. In three-terminals devices, f) the weight update is performed using the gate (G) and the drain (D), whereas g) the reading is performed by the channel (S–D) read-out. h) Waveform optimized for spike-timing-dependent-plasticity (STDP) according to ref. ^[192]. i) Alternative waveform used in ref. ^[138]. j) Resistance change of a HfSiO FTJ device as a function of the timing between two spikes as in (i) of opposite polarities, emulating biological STDP curves. Reproduced with permission.^[138] Copyright 2020, American Chemical Society. k–m) Accumulative switching in FeFET. Applying the pulsing scheme (l) on a nanoscale FeFET

whose cross-section is shown in (m), the device switches from Off to On state with pulses of amplitude 2.2 V and duration 1 μ s, emulating a neuron. k–m) Reproduced with permission.^[70] Copyright 2018, Royal Society of Chemistry.

Memory Properties of Synaptic Weights

For artificial neural networks inference applications, long retention times of 10 years are required. The situation is different for neural networks trained online, where a retention longer than 1 day is sufficient because the weights are continuously updated. Finally, neuromorphic architectures using advanced synaptic functionalities eventually implement the short-term plasticity observed in the brain. “Facilitation” results in an increase of the synaptic strength over a short period of time typically in the 100 ms range, whereas “augmentation,” resp. “depression” result in an increase or decrease of the synaptic strength over a moderate duration of typically 10 s. The “long-term plasticity” lasts at least several tenths of minutes and the memory can be eventually consolidated in response to repetitive exposure to a learning event.^[174] In addition to spontaneous backswitching of ferroelectric domains which can lead to an unidirectional drift of the synaptic weight, mechanisms related to charge trapping/detrapping were reported.^[175] Triggered by recent advances in neuromorphic vision systems, research on optoelectronic, ferroelectric synapses emerges. Xue et al. proposed to exploit the strong coupling between ferroelectricity and photovoltaic effects in the 2D ferroelectric material

. The synapse shows advanced functionalities such as LTP, STP and paired pulse facilitation.^[176] The combination of STP at low bias and LTP at large bias was obtained in BaTiO₃ by Li et al.,^[177] allowing the supervised training of a network using a backpropagation algorithm.

Synaptic Weight Update

In contrast to non-volatile memory as well as inference in ANNs, for neuromorphic applications the synapse's weight update is strongly linked both to the learning algorithm and to the neuromorphic chip design. Common to all ferroelectric devices is a polarization-voltage hysteresis loop exhibiting positive and negative coercive and saturation voltages. In absolute value, the coercive voltage is the voltage below which the domains oriented anti-parallel to the direction of the field do not switch. As the amplitude increases, ferroelectric domains switch until the saturation polarization is reached at the saturation voltage. This dependence on the electric field translates into the observation of a weight update upon the application of pulses of constant duration, and of an amplitude comprised between the coercive and saturation voltages. It is also possible to obtain a weight update using a constant amplitude, as the domains switching dynamics in ferroelectrics are universally governed by Merz's law, that is, the characteristic switching time varies exponentially with the inverse of the electric field pulse.^[178] However, the definition of the characteristic switching times depends on the microstructure of the ferroelectric film (single crystal, textured, polycrystalline,...), the energy of the domain walls and the dynamics of the domain switching. In polycrystalline hafnia, it corresponds to the duration of a single pulse in order to switch the domains.^[134, 179] In epitaxial BaTiO₃ however, the switching time corresponds to the cumulative duration of sequential pulses.^[177, 180, 181]

5.3.1 Weight Update in Static Artificial Neural Networks

In this section, the “static” ANNs (as defined in Figure 1a as opposed to SNN) implemented with ferroelectric resistive memories as synaptic weights, are discussed. The online training of such networks is possible by implementing learning rules such as back-propagation. As seen above, the weight update in ferroelectric devices can be performed by applying pulses of increasing amplitude or duration, as illustrated in Figure 6b,c. For the implementation of gradient descent algorithms, it implies that the pulse applied for the weight update is a function of the actual conductance of the weight. The exponential dependence of the pulse duration on the fraction of switched domains can be exploited in this respect (Figure 6b). Other effects than ferroelectric domain switching are eventually involved at long timescales, such as oxygen migration. See for example the in operando electron microscopy of an epitaxial, hafnium zirconium oxide capacitor in ref. [182]. Similarly, recent works simplify the weight update by utilizing the voltage relation, with a constant weight update upon pulses of linearly increasing amplitude, as represented in Figure 6c. In this figure, the linearity coefficients are defined as proposed by Chen et al. [183]. For this scheme, the technical implementation is constrained by the maximal available voltage amplitude on chip. This ideally should not exceed 5 V, a value often below the DC saturation voltage of ferroelectric devices. A first method is to reduce the ferroelectric thickness, with a compromise on the annealing temperature and on the polarization. [184] A second method to reduce the coercive voltage consists in engineering the device layer stack, for example by combining ferroelectric HZO and anti-ferroelectric ZrO₂. [185] In the quest of reducing the operating voltage, MFMS capacitors were integrated in the gate stack of a FeFET to obtain a FeMFET. [186, 187] By controlling the ratio between the MFM area and the MIS area, the synaptic plasticity of the MFMS FeMFETs offered low voltage and high-speed analog weight update. A gradual weight update upon identical pulses, separated in time by a relaxation period is also applied. These dynamics are typically observed in current-driven memristors such as filamentary, valence change or phase change resistive memories. Cumulative switching was observed for example in ferroelectric Schottky barrier field-effect transistors, [188] where the ferroelectric polarization modulates both the Schottky barrier at the source/drain contacts and the potential in the channel, [189] modulating the carrier injection. In the ideal case, the weight update is a linear function of the number of applied pulses. Leveraging the optoelectronic effect can allow for a linear weight update. Xue et al. obtained it by gradually displacing domain walls in a lateral device, combining light spikes for the potentiation and electrical spikes for the depression. [176] Zhou et al. obtained cumulative switching with linearity coefficients [183] as small as 0.6 and -1.2 while achieving an on/off ratio of 30, using a monolayer of WSe₂ gated by a P(VDF-TrFE) polymer ferroelectric. [190] Excellent linearity coefficients of 0.01 and -3.8 for an on/off of 3 were also obtained for the identical pulse scheme in domain wall synapses made from LiNbO₃ ferroelectric crystals bonded to SiO₂/Si wafers. [191]

5.3.2 Nonlinear Synapses for Neuromorphic Systems

Ferroelectric synapses are also excellent candidates for the implementation of bio-inspired, unsupervised training for example using Hebbian learning. The plasticity rule is such that correlated activation of pre- and postsynaptic neurons leads to the strengthening of the connection between the two neurons. Reciprocally, the shape of the spike (amplitude, duration) is such that a pre- or a post-synaptic spike alone does not change the ferroelectric domains configuration. Lecerf et al. proposed an optimal spike shape for the implementation of “spike-timing-dependent plasticity” (STDP) using ferroelectric memristors. [192] The waveform of the spikes emitted by the pre- and post-synaptic neurons, represented in Figure 6d, is tailored with respect to the coercive field of the ferroelectric domains. In the optimal situation, the saturation polarization is reached at a saturation voltage that is less than

twice the coercive voltage. The amplitude and the duration of the electric field applied to the synapse depends on the delay between the post- and pre- synaptic pulses and results in an STDP response similar to the biological one. Boyn et al. demonstrated that STDP could be harnessed from switching fractions of ferroelectric domains in tunnel junctions,^[180] showing the potential of ferroelectric memristors as solid-state synapses. In these single crystal ferroelectric films, successively applying pulses with the same waveform leads to the gradual reversal of domains. As for biological synapses, cumulative switching is observed. STDP was reproduced later in epitaxial single crystals.^[181] Using a different waveform as shown in Figure 6e, Max et al. demonstrated STDP in polycrystalline hafnia.^[138] The weight update as function of the spikes time delay is reproduced in Figure 6f. Some Van der Waals semiconducting materials such as

exhibit room temperature ferroelectricity and are promising candidates for neuromorphic computing. The synapses proposed by Wang et al. exhibit LTP with identical pulses (cumulative switching) as well as STDP.^[193] On Silicon, Xi et al. demonstrated excitatory/inhibitory post-synaptic current, paired pulse facilitation/depression and STDP in Schottky barrier FeFETs.^[188] Liu et al. exploited the combination of STP and LTP in a synapse based on ferroelectric

to build a multilayer reservoir computing system,^[194] a type of recurrent neural network performing in temporal information processing. Finally, reward-modulated spike-timing-dependent plasticity was demonstrated in a cell consisting of two FeFETs exhibiting reconfigurable polarity behavior.^[190] Here the ferroelectric polarization allows to set the first WSe₂ channel as n-type and the second as p-type.

Accumulative Switching in Ferroelectric Neurons

The hysteretic *IV*-characteristic of FeFET devices has been explored for adoption in relaxation-oscillator based neuron circuits.^[195] The switching dynamics of the FeFET device (see Figure 4) thereby plays an important role for the whole dynamic behavior of the neuron circuit.^[196] In small-scaled FeFETs with a gate area in the range of the ferroelectric grain size, an interesting effect, namely the abrupt stochastic single domains switching can be observed.^[68, 197] Due to its internal gain the FeFET is the only practical device that allows the characterization of the switching of such single domains with an area of just some 10 nm in diameter. A cross-section of such a device is represented in Figure 6i. Switching kinetics measurements are adopted to characterize the threshold voltage evolution by applying switching pulses with increasing width and amplitude in either polarity and monitoring the on-current or threshold voltage. From this data, the relation between the switching voltage and the switching pulse width—for example targeting at changing the memory state by 50%—can be extracted. An accumulative switching behavior has been observed as well, as represented in Figure 6g, where multiple accumulated subcritical switching pulses (Figure 6h) finally lead to a polarization reversal^[69, 107] of a single domain. This is a very interesting feature for the potential realization of the accumulative input characteristic in neuron circuits since it results in very abrupt threshold voltage changes. Interestingly, there seems to be a universal time–voltage dependence for both: one-shot switching—that is, applying just single pulses like in synapses—and accumulative switching—that is, applying multiple pulses as would be used for example as input to a neuron circuit, for switching of single domains as well as a collection of multiple domains^[107] and for nFeFETs as well as for pFeFETs.^[99] It is to be mentioned here that the cumulative switching which is adopted in synaptic devices and the accumulative switching originate from the very same physical

mechanisms and the differentiation is given mainly from the device size and operation modes. Tuning the FeFETs internal depolarization field in an opposite way as would be done for a memory, namely decreasing its retention time can be adopted to generate the leaky-behavior of neurons.^[198] Moreover, the dynamics of the neurons input might be electrically adapted further by the adoption of positive as well as negative gate voltages being defined as excitatory or inhibitory inputs.^[199] That is, the rich ferroelectric switching dynamics facilitate the development of a large variety of neuron functionalities that might allow the creation of all-FeFET-based neural networks.^[200] Even though till now there is only little work on adoption of FTJ or even FeCAP devices as input device for artificial neurons, this topic might be explored in near future as well, since many of the specific switching dynamics features are very similar in all of these device concepts.

6 Summary and Conclusion

In summary we have explained the basics of ferroelectricity with a special focus on ferroelectricity in hafnium oxide based material systems. This new class of ferroelectric materials is only known for little more than a decade now. The main properties for building memory cells and devices for in-memory and neuromorphic computing as well as the current knowledge on the influencing factors to engineer these properties toward different applications have been discussed. Going further the three different ways of reading out the ferroelectric polarization leading to the three memory concepts of capacitor based ferroelectric random access memories, ferroelectric field effect transistor, and ferroelectric tunnel junctions have been introduced and their status was briefly discussed. This sets the stage for the extensive discussion on using ferroelectrics in both artificial neural networks and spiking neural networks. Here important results from material systems other than hafnium oxide have been included to give a broad picture of the current status and theoretical understanding of such approaches. When comparing the status of ferroelectric devices with competing concepts like magnetoresistive devices phase change devices or ion based resistive switching devices, we need to consider, that due to the limited CMOS compatibility the interest in ferroelectrics moved toward the other three material classes. It was only after the first reports on ferroelectricity in hafnium oxide, that the interest has revived and it took about 5 years until the community was convinced that the presented results indeed reflect a ferroelectric effect. So it was only about 5–7 years ago since broad activities had been revived. In the meantime, the research and development activities have reached a similar level as in the other devices mentioned above. When comparing them from a performance point of view, then the main advantages of hafnium oxide based ferroelectric devices lie in the fact that it is a well behaved switching mechanism that has a low power writing operation in combination with nonvolatility and allows to realize three different basic devices including transistor based nonvolatile memories, that are not straight forward using any of the other mechanisms. However, they also have some shortcomings. In comparison with MRAM, the lower write energy and the simpler stack as well as the flexible device concepts are advantages, while the lower write voltage and the even better understanding of the physics are pluses for magnetoresistive devices. With respect to the ability to store more than 1 bit, there is a small plus on the ferroelectric side while there is a small plus with respect to endurance potential on the magnetoresistive side since there is no inherent degradation during switching of magnetic materials. In comparison to phase change devices, the more efficient write mechanism and the flexible device concepts speak for the ferroelectric devices while phase change devices are more mature at least compared to hafnium oxide based ferroelectric devices and can more easily allow multiple bit storage. For comparison with resistive switching devices, we restrict ourselves here to valence change^[201] and electrochemical metallization

devices.^[202] Again the flexible device concepts and the low power write is in favor of the ferroelectric devices while the resistive switches are even a bit easier to integrate. Moreover in resistive switches the realization of storing many levels in a single cell is easier to achieve. However, ferroelectric switching is a more defined and well understood physical process compared to the complex switching of valence change and electrical metallization cells especially since the latter two include the formation of a filament, that makes a forming process necessary and adds to fluctuations in the switching process. In **Table 2** we have compared the most important properties of different devices currently considered to realize basic functions in neuromorphic systems. In addition to the devices already briefly discussed above, we have also added analogue resistive switching devices,^[203, 204] that are more frequently explored recently but not have reached the maturity of the devices mentioned above as well as charge trapping^[205] and floating gate^[206] devices as used in Flash memories, since the latter are the most mature options. In conclusion there is no clear winner among the discussed concepts and we can expect to see all of them coexisting and optimized for different applications. When looking at the current research activities in the field of neuromorphic computation as the main field discussed in this paper, we see that ferroelectric devices have seen a strong growth in the last 3–4 years and the activities have almost reached the level of those of using resistive switching devices for neuromorphic computing underlining the huge potential the scientific and engineering communities see in such approaches.

Table 2. Comparison of the main parameters and features of FeFET and FTJ devices with other device types currently considered to realize the basic functions of neuromorphic systems.

	HfO₂ based FeFET	HfO₂ based FTJ	Magnetoresistive (spin torque t)	Phase change	Filamentary resistive switching	Analogue resistive switching	Charge based nonvolatile transistors as used in Flash
Data storage	On/off 10 to 1000. Tradeoff: footprint versus number of states (3 to >128)	Tradeoff: min current density versus on/off (2 to 20). Continuous switching.	On/off 3. <10 levels.	On/off > 100. Binary PCM, 8 levels for projected-PCM.	On/off 10 to 1000. Continuous switching	On/off 10 to 100. Continuous switching	On/off 1E6 to 1E9. Continuous switching
Density	Limited by variability due to polycrystalline material,	Scaling limited mainly by low on-current density 0.2 μm	20 F ² cell size, mainly driven by select device	High scalability in 4F ² cross-point arrays	20 F ² cell size, mainly driven by select device (on-currents)	Scaling limited mainly by low on-currents	4 F ² cell size planar, best scalability in 3D NAND integration

	HfO₂ based FeFET	HfO₂ based FTJ	Magnetoresistive (spin torque t)	Phase change	Filamentary resistive switching	Analogu e resistive switching	Charge based nonvolatile transistors as used in Flash
		currently 0.2 μm				during erase)	
Weight update		Field or current driven, limited cumulative effect, cycle-to-cycle variation <2%		Stable binary switching, stochastic, current driven intermediate switching.	Cumulative switching, but stochastic and non-linear in projected PCM.	Cumulative switching. Stochastic intermediate switching due to Joule heating.	Cumulative switching typically program verify and increasing programming voltage are applied
Symmetry		Fair; tuneable by stack engineering and operation mode	Fair; tuneable by stack engineering and operation mode	NA	Low symmetry due to different operation mode for program and erase	Low, but tuneable by operation mode	Low symmetry due to different operation mode for program and erase
Retention		>10 years	>10 years	>10 years for binary	Drift from LRS to HRS	>10 years	Months to years
Endurance		1E6–1E11	1.00E+11	1.00E+09	1E6–1E8	1E3–1E6	1E3–1E6
Writing		<5 V, 50 ns. High gate impedance: fJ	1–5 V, 20 ns. tradeoff: Energy versus Ioffmin	0.2 V, 10 ns.	1–3 V, 10 ns	1–3 V, 100 ns	1–5 V, 10 ns–10 ms
Read speed		< 10 ns	Low; 10 μs - range due to low on-currents and	< 10 ns	< 10 ns	< 10 ns	μs - range due to low on-currents and self-capacitance CHE: 5 V, 1 μs FN: 20 V, 100 μs–1 ms NOR < 10 ns NAND: 50 μs–1 ms

	HfO₂ based FeFET	HfO₂ based FTJ	Magnetoresistive (spin torque t)	Phase change	Filamentary resistive switching	Analogous resistive switching	Charge based nonvolatile transistors as used in Flash
			self-capacitance				(depending on the number of levels stored)
Ease of integration		Trade-off: device-to-device variability and footprint. Wake-up effect.		Noisy intermediate levels. Possible connectivity using magnetic waves.	Broad LRS distribution	Noisy intermediate levels. Require forming (5 V). Device-to-device variability after forming. Large (μ A) Off currents. Read disturb.	Often unusual materials many different approaches but all are on a basic research level
High impedance/parallel operation		Impedance tuneable, sub-threshold operation possible	Very high impedance, parallel read operation preferable	Tradeoff between on-current and read speed, large write current impede parallel write	Good in 1S1R crossbar arrays	Tradeoff between on-current and read speed, large write current impede parallel write	Very high impedance, parallel read operation preferable
Comment		Tradeoff between retention and endurance can be tuned by magnetic anisotropy of			Options are: Valence Change and Electrochemical Metalization cells	Physical mechanisms: Charge storage or area dependent oxygen	Two flavors: floating gate (FG) and charge trapping (CT) CHE: channel hot electron programming

HfO₂ based FeFET	HfO₂ based FTJ	Magnetoresistive (spin torque t)	Phase change	Filamentary resistive switching	Analogous resistive switching	Charge based nonvolatile transistors as used in Flash
		the free layer			vacancy migration	g FN: Fowler_Nordheim programming

Acknowledgements

L.B.-L. and S.S. acknowledge funding by European Union's Horizon 2020 research and innovation programme under grant agreement No 871737 (www.beferrosynaptic.eu). T.M. acknowledges financially supported out of the State budget approved by the delegates of the Saxon State Parliament. M.H.P. acknowledges the National Research Foundation (NRF) funded by the Korean Ministry of Science and ICT (Grant no. 2020R1C1C1008193 and 2021M3F3A2A02037889).

Open access funding enabled and organized by Projekt DEAL.

Conflict of Interest

The authors declare no conflict of interest.

Biographies



Thomas Mikolajick received the Dipl.-Ing. and the Dr.-Ing. in electrical engineering in 1990 and 1996 both from the University Erlangen-Nuremberg. From 1996 till 2006 he was in semiconductor industry (Siemens Semiconductor, Infineon, Qimonda) developing CMOS processes and memory devices. In 2006 he was appointed professor for material science of electron devices at TUBAF Freiberg. Since 2009 he is a professor for nanoelectronics at TU Dresden and in parallel the scientific director

of NaMLab GmbH. He is author or co-author of more than 450 publications (current google scholar h-index: 73) and inventor or co-inventor in more than 50 patent families.



Min Hyuk Park received his B.S. and Ph.D. degrees in Materials Science and Engineering from Seoul National University, Seoul, Korea, in 2008 and 2014, respectively. He worked as a postdoc in Seoul National University (2014–2015) and NaMLab gGmbH in Dresden Germany (2015–2018), and an assistant professor in school of materials science and engineering of Pusan National University(2018–2021). He is currently an assistant professor in the department of materials science and engineering of Seoul National University since 2021. His research interests include ferroelectric and antiferroelectric thin films for neuromorphic computing, memory, energy storage, energy harvesting, and solid-state cooling.



Laura Bégon-Lours (IBM Research, Neuromorphic Devices and Systems) develops ferroelectric devices for synaptic weights in artificial neural networks accelerators. ESPCI-PSL engineer, she joined CNRS-Thales (Palaiseau, France) in 2013 for her Ph.D. research on ferroelectric field-effects in high-T_c superconductors. She joined the MESA+ institute (Enschede, The Netherlands) in 2017–2019, where she demonstrated epitaxial growth of ferroelectric HfZrO₄ on a III–V template. She was granted of a Marie-Curie fellowship for her EU project “Freemind” on CMOS compatible ferroelectric tunnel junctions. At IBM Research Zurich (Switzerland), she leads the materials development, clean room processing, and electrical characterization of ferroelectric neuromorphic devices.



Stefan Slesazeck received the Ph.D. degree from TU Dresden in 2004. Since 2009 he is with NaMLab and as a Senior Scientist responsible for development, characterization, and modeling of memory devices for storage and neuromorphic computing. On these topics, he is (co)-author of more than 200 publications (current h-index of 43 according to google scholar) and holds 6 US patents. Prior to joining NaMLab Stefan was a Device Engineer with Infineon Technologies and later project leader for the predevelopment of new memory concepts with Qimonda, Dresden, Germany.

- [1] T. Schenk, M. Pešić, S. Slesazeck, U. Schroeder, T. Mikolajick, *Rep. Prog. Phys.* 2020, 83, 086501. [2] H. Schroeder, V. V. Zhirnov, R. K. Cavin, R. Waser, *J. Appl. Phys.* 2010, 107, 054517. [3] G. Fox, F. Chu, T. Davenport, *J. Vac. Sci. Technol., B: Microelectron. Nanometer Struct.–Process., Meas., Phenom.* 2001, 19, 1967. [4] T. Mikolajick, U. Schroeder, S. Slesazeck, *IEEE Trans. Electron Devices* 2020, 67, 1434. [5] S. Ikegawa, F. B. Mancoff, J. Janesky, S. Aggarwal, *IEEE Trans. Electron Devices* 2020, 67, 1407. [6] M. Le Gallo, A. Sebastian, *J. Phys. D: Appl. Phys.* 2020, 53, 213002. [7] T. Kim, S. Lee, *IEEE Trans. Electron Devices* 2020, 67, 1394. [8] Y. Chen, *IEEE Trans. Electron Devices* 2020, 67, 1420. [9] S. Slesazeck, T. Mikolajick, *Nanotechnology* 2019, 30, 352003. [10] D. A. Buck, *Ferroelectrics for digital information storage and switching*, Master's Thesis, Massachusetts Institute of Technology, Cambridge, MA 1952. [11] D. Bondurant, *Ferroelectrics* 1990, 112, 273. [12] M. T. Bohr, R. S. Chau, T. Ghani, K. Mistry, *IEEE Spectrum* 2007, 44, 29. [13] E. Peláez, *Technol. Soc.* 1990, 12, 65. [14] A. Amirsoleimani, F. Alibart, V. Yon, J. Xu, M. R. Pazhouhandeh, S. Ecoffey, Y. Beilliard, R. Genov, D. Drouin, *Adv. Intell. Syst.* 2020, 2, 2000115. [15] E. Schrodinger, *Sitzungsber. Kais. Akad. Wiss. Wien, Math.-Naturwiss. Kl. (IIa)* 1912, 121, 1937. [16] J. Valasek, *Phys. Rev.* 1921, 17, 475. [17] G. Busch, P. Scherrer, *Naturwissenschaften* 1935, 23, 737. [18] A. Von Hippel, R. Breckenridge, F. Chesley, L. Tisza, *Ind. Eng. Chem.* 1946, 38, 1097. [19] B. Wul, J. Goldman, *C. R. Acad. Sci. URSS* 1946, 51, 21. [20] L. D. Landau, *Zh. Eksp. Teor. Fiz.* 1937, 11, 19. [21] A. F. Devonshire, *Lond., Edinburgh, Dublin Philos. Mag. J. Sci.* 1949, 40, 1040. [22] V. L. Ginzburg, L. D. Landau, in *On Superconductivity and Superfluidity*, Springer, Berlin, Heidelberg 2009, pp. 113–137. [23] G. Shirane, A. Takeda, *J. Phys. Soc. Jpn.* 1952, 7, 5. [24] G. Shirane, K. Suzuki, A. Takeda, *J. Phys. Soc. Jpn.* 1952, 7, 12. [25] S.-E. Park, T. R. Shrout, *J. Appl. Phys.* 1997, 82, 1804. [26] S.-E. Park, T. R. Shrout, *IEEE Trans. Ultrason., Ferroelectr., Freq. Control* 1997, 44, 1140. [27] Y. Furumura, T. Yamazaki, M. Nakamura, K.-i. Inoue, H. Miyazawa, N. Sashida, R. Satomi, Y. Katoh, S. Ozawa, K. Takai,

H. Noshiro, R. Shinohara, Y. Obata, A. Kerry, K. Tani, S. Nakashima, T. Nakajima, M. Imai, T. Takesima, T. Teramoto, C. Ohono, M. Nakamura, T. Murakami, in *Microelectronic Device Technology II*, Vol. 3506, International Society for Optics and Photonics, Bellingham, WA 1998, pp. 56–64. [28] T. Mikolajick, S. Slesazek, H. Mulaosmanovic, M. Park, S. Fichtner, P. Lomenzo, M. Hoffmann, U. Schroeder, *J. Appl. Phys.* 2021, 129, 100901. [29] J. Lee, C. Thio, S. B. Desu, *J. Appl. Phys.* 1995, 78, 5073. [30] R. Moazzami, *Semicond. Sci. Technol.* 1995, 10, 375. [31] T. Nakamura, Y. Nakao, A. Kamisawa, H. Takasu, in *Proceedings of 1994 IEEE International Symposium on Applications of Ferroelectrics*, IEEE, Piscataway, NJ 1994, pp. 547–550. [32] C. Eom, R. Van Dover, J. M. Phillips, D. Werder, J. Marshall, C. Chen, R. Cava, R. Fleming, D. Fork, *Appl. Phys. Lett.* 1993, 63, 2570. [33] C.-U. Pinnow, T. Mikolajick, *J. Electrochem. Soc.* 2004, 151, K13. [34] J.-M. Koo, B.-S. Seo, S. Kim, S. Shin, J.-H. Lee, H. Baik, J.-H. Lee, J. H. Lee, B.-J. Bae, J.-E. Lim, D.-C. Yoo, S.-O. Park, H.-S. Kim, H. Han, S. Baik, J.-Y. Choi, Y. J. Park, Y. Park, in *IEEE Int. Electron Devices Meeting, 2005. IEDM Technical Digest*, IEEE, Piscataway, NJ 2005, pp. 4–343. [35] T. Böscke, J. Müller, D. Bräuhaus, U. Schröder, U. Böttger, *Appl. Phys. Lett.* 2011, 99, 102903. [36] M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kim, T. Moon, K. D. Kim, J. Mueller, A. Kersch, U. Schroeder, T. Mikolajick, C. S. Hwang, *Adv. Mater.* 2015, 27, 1811. [37] S. Fichtner, N. Wolff, F. Lofink, L. Kienle, B. Wagner, *J. Appl. Phys.* 2019, 125, 114103. [38] T. Nagata, T. Shimura, A. Ashida, N. Fujimura, T. Ito, *J. Cryst. Growth* 2002, 237, 533. [39] S. Horiuchi, Y. Tokura, *Nat. Mater.* 2008, 7, 357. [40] H. Li, R. Wang, S.-T. Han, Y. Zhou, *Polym. Int.* 2020, 69, 533. [41] C. Karlsson, P. Fischer, in *2014 Design, Automation & Test in Europe Conf. & Exhibition (DATE)*, IEEE, Piscataway, NJ 2014, pp. 1–1. [42] Y.-T. Huang, N.-K. Chen, Z.-Z. Li, X.-P. Wang, H.-B. Sun, S. Zhang, X.-B. Li, *InfoMat* 2022, 4, e12341. [43] F. Liu, L. You, K. L. Seyler, X. Li, P. Yu, J. Lin, X. Wang, J. Zhou, H. Wang, H. He, S. T. Pantelides, W. Zhou, P. Sharma, X. Xu, P. M. Ajayan, J. Wang, Z. Liu, *Nat. Commun.* 2016, 7, 12357. [44] J. Muller, T. S. Boscke, U. Schroder, S. Mueller, D. Brauhaus, U. Bottger, L. Frey, T. Mikolajick, *Nano Lett.* 2012, 12, 4318. [45] S. Mueller, J. Mueller, A. Singh, S. Riedel, J. Sundqvist, U. Schroeder, T. Mikolajick, *Adv. Funct. Mater.* 2012, 22, 2412. [46] J. Müller, U. Schröder, T. Böscke, I. Müller, U. Böttger, L. Wilde, J. Sundqvist, M. Lemberger, P. Kücher, T. Mikolajick, L. Frey, *J. Appl. Phys.* 2011, 110, 114113. [47] S. Mueller, C. Adelman, A. Singh, S. Van Elshocht, U. Schroeder, T. Mikolajick, *ECS J. Solid State Sci. Technol.* 2012, 1, N123. [48] T. Schenk, S. Mueller, U. Schroeder, R. Materlik, A. Kersch, M. Popovici, C. Adelman, S. Van Elshocht, T. Mikolajick, in *2013 Proc. of the European Solid-State Device Research Conf. (ESSDERC)*, IEEE, Piscataway, NJ 2013, pp. 260–263. [49] U. Schroeder, E. Yurchuk, J. Müller, D. Martin, T. Schenk, P. Polakowski, C. Adelman, M. I. Popovici, S. V. Kalinin, T. Mikolajick, *Jpn. J. Appl. Phys.* 2014, 53, 08LE02. [50] J. Y. Park, K. Yang, D. H. Lee, S. H. Kim, Y. Lee, P. S. Reddy, J. L. Jones, M. H. Park, *J. Appl. Phys.* 2020, 128, 240904. [51] M. H. Park, Y. H. Lee, T. Mikolajick, U. Schroeder, C. S. Hwang, *MRS Commun.* 2018, 8, 795. [52] T. Mikolajick, S. Slesazek, M. H. Park, U. Schroeder, *MRS Bull.* 2018, 43, 340. [53] H. A. Hsain, Y. Lee, M. Materano, T. Mittmann, A. Payne, T. Mikolajick, U. Schroeder, G. N. Parsons, J. L. Jones, *J. Vac. Sci. Technol., A* 2022, 40, 010803. [54] N. Gong, T.-P. Ma, *IEEE Electron Device Lett.* 2016, 37, 1123. [55] N. Gong, T.-P. Ma, *IEEE Electron Device Lett.* 2017, 39, 15. [56] C.-Q. Luo, C.-Y. Kang, Y.-L. Song, W.-P. Wang, W.-F. Zhang, *Appl. Phys. Lett.* 2021, 119,

042902. [57] S. Bernacki, L. Jack, Y. Kisler, S. Collins, S. Bernstein, R. Hallock, B. Armstrong, J. Shaw, J. Evans, B. Tuttle, B. Hammetter, S. Rogers, B. Nasby, J. Henderson, J. Benedetto, R. Moore, C. R. Pugh, A. Fennelly, *Integr. Ferroelectr.* 1993, 3, 97. [58] M. Hoffmann, U. Schroeder, T. Schenk, T. Shimizu, H. Funakubo, O. Sakata, D. Pohl, M. Drescher, C. Adelman, R. Materlik, A. Kersch, T. Mikolajick, *J. Appl. Phys.* 2015, 118, 072006. [59] A. Kashir, H. Kim, S. Oh, H. Hwang, *ACS Appl. Electron. Mater.* 2021, 3, 629. [60] S. J. Kim, D. Narayan, J.-G. Lee, J. Mohan, J. S. Lee, J. Lee, H. S. Kim, Y.-C. Byun, A. T. Lucero, C. D. Young, S. R. Summerfelt, T. San, L. Colombo, J. Kim, *Appl. Phys. Lett.* 2017, 111, 242901. [61] Y. Goh, J. Hwang, Y. Lee, M. Kim, S. Jeon, *Appl. Phys. Lett.* 2020, 117, 242901. [62] B. Ku, S. Choi, Y. Song, C. Choi, in *2020 IEEE Symp. on VLSI Technology*, IEEE, Piscataway, NJ 2020, pp. 1–2. [63] K. Lee, H.-J. Lee, T. Y. Lee, H. H. Lim, M. S. Song, H. K. Yoo, D. I. Suh, J. G. Lee, Z. Zhu, A. Yoon, M. R. MacDonald, X. Lei, K. Park, J. Park, J. H. Lee, S. C. Chae, *ACS Appl. Mater. Interfaces* 2019, 11, 38929. [64] P. Buragohain, C. Richter, T. Schenk, H. Lu, T. Mikolajick, U. Schroeder, A. Gruverman, *Appl. Phys. Lett.* 2018, 112, 222901. [65] T. Y. Lee, K. Lee, H. H. Lim, M. S. Song, S. M. Yang, H. K. Yoo, D. I. Suh, Z. Zhu, A. Yoon, M. R. MacDonald, X. Lei, H. Y. Jeong, D. Lee, K. Park, J. Park, S. C. Chae, *ACS Appl. Mater. Interfaces* 2018, 11, 3142. [66] D. H. Lee, Y. Lee, K. Yang, J. Y. Park, S. H. Kim, P. R. S. Reddy, M. Materano, H. Mulaosmanovic, T. Mikolajick, J. L. Jones, U. Schroeder, M. H. Park, *Appl. Phys. Rev.* 2021, 8, 021312. [67] S. D. Hyun, H. W. Park, Y. J. Kim, M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kwon, T. Moon, K. D. Kim, Y. B. Lee, B. S. Kim, C. S. Hwang, *ACS Appl. Mater. Interfaces* 2018, 10, 35374. [68] H. Mulaosmanovic, J. Ocker, S. Müller, U. Schroeder, J. Müller, P. Polakowski, S. Flachowsky, R. van Bentum, T. Mikolajick, S. Slesazek, *ACS Appl. Mater. Interfaces* 2017, 9, 3792. [69] H. Mulaosmanovic, T. Mikolajick, S. Slesazek, *ACS Appl. Mater. Interfaces* 2018, 10, 23997. [70] H. Mulaosmanovic, E. Chicca, M. Bertele, T. Mikolajick, S. Slesazek, *Nanoscale* 2018, 10, 21755. [71] H. Mulaosmanovic, P. D. Lomenzo, U. Schroeder, S. Slesazek, T. Mikolajick, B. Max, in *2021 IEEE Int. Reliability Physics Symp. (IRPS)*, IEEE, Piscataway, NJ 2021, pp. 1–6. [72] P. D. Lomenzo, S. Slesazek, M. Hoffmann, T. Mikolajick, U. Schroeder, B. Max, in *2019 19th Non-Volatile Memory Technology Symp. (NVMTS)*, IEEE, Piscataway, NJ 2019, pp. 1–8. [73] P. Buragohain, A. Erickson, P. Kariuki, T. Mittmann, C. Richter, P. D. Lomenzo, H. Lu, T. Schenk, T. Mikolajick, U. Schroeder, A. Gruverman, *ACS Appl. Mater. Interfaces* 2019, 11, 35115. [74] T. Ali, P. Polakowski, S. Riedel, T. Büttner, T. Kämpfe, M. Rudolph, B. Pätzold, K. Seidel, D. Löhr, R. Hoffmann, M. Czernohorsky, K. Kühnel, P. Steinke, J. Calvo, K. Zimmermann, J. Müller, *IEEE Trans. Electron Devices* 2018, 65, 3769. [75] A. J. Tan, Y.-H. Liao, L.-C. Wang, N. Shanker, J.-H. Bae, C. Hu, S. Salahuddin, *IEEE Electron Device Lett.* 2021, 42, 994. [76] S. H. Kim, G. T. Yu, G. H. Park, D. H. Lee, J. Y. Park, K. Yang, E. B. Lee, J. I. Lee, M. H. Park, *Chem. Commun.* 2021, 57, 12452. [77] T. Schenk, *Formation of Ferroelectricity in Hafnium Oxide Based Thin Films*, BoD–Books on Demand, Norderstedt 2017. [78] T. Schenk, C. M. Fancher, M. H. Park, C. Richter, C. Künneth, A. Kersch, J. L. Jones, T. Mikolajick, U. Schroeder, *Adv. Electron. Mater.* 2019, 5, 1900303. [79] M. Hyuk Park, H. Joon Kim, Y. Jin Kim, T. Moon, C. Seong Hwang, *Appl. Phys. Lett.* 2014, 104, 072901. [80] H. Lee, D.-H. Choe, S. Jo, J.-H. Kim, H. H. Lee, H.-J. Shin, Y. Park, S. Kang, Y. Cho, S. Park, T. Moon, D. Eom, M. Leem, Y. Kim, J. Heo, E. Lee, H. Kim, *ACS Appl. Mater. Interfaces* 2021, 13, 36499. [81] M. Halter,

L. Bégon-Lours, V. Bragaglia, M. Sousa, B. J. Offrein, S. Abel, M. Luisier, J. Fompeyrine, *ACS Appl. Mater. Interfaces* 2020, 12, 17725. [82] H. Mulaosmanovic, J. Ocker, S. Müller, M. Noack, J. Müller, P. Polakowski, T. Mikolajick, S. Slesazeck, in *2017 Symp. on VLSI Technology*, IEEE, Piscataway, NJ 2017, pp. T176–T177. [83] H. Mulaosmanovic, F. Müller, M. Lederer, T. Ali, R. Hoffmann, K. Seidel, H. Zhou, J. Ocker, S. Mueller, S. Dünkel, D. Kleimaier, J. Müller, M. Trentzsch, S. Beyer, E. T. Breyer, T. Mikolajick, S. Slesazeck, *IEEE Trans. Electron Devices* 2020, 67, 3466. [84] M. Materano, P. D. Lomenzo, H. Mulaosmanovic, M. Hoffmann, A. Toriumi, T. Mikolajick, U. Schroeder, *Appl. Phys. Lett.* 2020, 117, 262904. [85] S. Moradi, N. Qiao, F. Stefanini, G. Indiveri, *IEEE Trans. Biomed. Circuits Syst.* 2017, 12, 106. [86] P. Polakowski, S. Riedel, W. Weinreich, M. Rudolf, J. Sundqvist, K. Seidel, J. Muller, in *2014 IEEE 6th Int. Memory Workshop (IMW)*, IEEE, Piscataway, NJ 2014, pp. 1–4. [87] M. Sung, K. Rho, J. Kim, J. Cheon, K. Choi, D. Kim, H. Em, G. Park, J. Woo, Y. Lee, J. Ko, M. Kim, G. Lee, S. W. Ryu, D. S. Sheen, Y. Joo, S. Kim, C. H. Cho, M.-H. Na, J. Kim, in *2021 IEEE Int. Electron Devices Meeting (IEDM)*, IEEE, Piscataway, NJ 2021, pp. 33.3.1–33.3.4. [88] T. Francois, J. Coignus, A. Makosiej, B. Giraud, C. Carabasse, J. Barbot, S. Martin, N. Castellani, T. Magis, H. Grampeix, S. Van Duijn, C. Mounet, P. Chiquet, U. Schroeder, S. Slesazeck, T. Mikolajick, E. Nowak, M. Bocquet, N. Barrett, F. Andrieu, L. Grenouillet, *IEEE Trans. Electron Devices* 2022, 69, 2108. [89] J. Okuno, T. Kunihiro, K. Konishi, H. Maemura, Y. Shuto, F. Sugaya, M. Materano, T. Ali, K. Kuehnel, K. Seidel, U. Schroeder, T. Mikolajick, M. Tsukamoto, T. Umebayashi, in *2020 IEEE Symp. on VLSI Technology*, IEEE, Piscataway, NJ 2020, pp. 1–2. [90] J. Okuno, T. Kunihiro, K. Konishi, H. Maemura, Y. Shuto, F. Sugaya, M. Materano, T. Ali, M. Lederer, K. Kuehnel, K. Seidel, U. Schroeder, T. Mikolajick, M. Tsukamoto, T. Umebayashi, in *2021 IEEE Int. Memory Workshop (IMW)*, IEEE, Piscataway, NJ 2021, pp. 1–3. [91] M. Pešić, F. P. G. Fengler, L. Larcher, A. Padovani, T. Schenk, E. D. Grimley, X. Sang, J. M. LeBeau, S. Slesazeck, U. Schroeder, T. Mikolajick, *Adv. Funct. Mater.* 2016, 26, 4601. [92] S. Slesazeck, V. Havel, E. Breyer, H. Mulaosmanovic, M. Hoffmann, B. Max, S. Duenkel, T. Mikolajick, in *2019 IEEE 11th Int. Memory Workshop (IMW)*, IEEE, Piscataway, NJ 2019, pp. 1–4. [93] J. Hur, Y.-C. Luo, Z. Wang, W. Shim, A. I. Khan, S. Yu, in *2021 IEEE Int. Memory Workshop (IMW)*, IEEE, Piscataway, NJ 2021, pp. 1–4. [94] R. Womack, D. Tolsch, in *IEEE Int. Solid-State Circuits Conf.*, 1989 ISSCC. Digest of Technical Papers, IEEE, Piscataway, NJ 1989, pp. 242–243. [95] S. Slesazeck, T. Ravsher, V. Havel, E. T. Breyer, H. Mulaosmanovic, T. Mikolajick, in *2019 IEEE Int. Electron Devices Meeting (IEDM)*, IEEE, Piscataway, NJ 2019, pp. 38.6.1–38.6.4. [96] I. Ross, US 2791760A 1957. [97] S. Beyer, S. Dünkel, M. Trentzsch, J. Müller, A. Hellmich, D. Utess, J. Paul, D. Kleimaier, J. Pellerin, S. Müller, J. Ocker, A. Benoist, H. Zhou, M. Mennenga, M. Schuster, F. Tassan, M. Noack, A. Pourkeramati, F. Müller, M. Lederer, T. Ali, R. Hoffmann, T. Kämpfe, K. Seidel, H. Mulaosmanovic, E. T. Breyer, T. Mikolajick, S. Slesazeck, in *2020 IEEE Int. Memory Workshop (IMW)*, IEEE, Piscataway, NJ 2020, pp. 1–4. [98] C. Zacharaki, S. Chaitoglou, N. Siannas, P. Tsipas, A. Dimoulas, *ACS Appl. Electron. Mater.* 2022, 4, 2815. [99] D. Kleimaier, H. Mulaosmanovic, S. Dünkel, S. Beyer, S. Soss, S. Slesazeck, T. Mikolajick, *IEEE Electron Device Lett.* 2021, 42, 1774. [100] M.-K. Kim, I.-J. Kim, J.-S. Lee, *Appl. Phys. Lett.* 2021, 118, 032902. [101] K. Sugibuchi, Y. Kurogi, N. Endo, *J. Appl. Phys.* 1975, 46, 2877. [102] X. Zhang, M. Takahashi, K. Takeuchi, S. Sakai, *Jpn. J. Appl. Phys.* 2012, 51,

04DD01. [103] H. Mulaosmanovic, E. T. Breyer, T. Mikolajick, S. Slesazeck, *IEEE Trans. Electron Devices* 2019, 66, 3828. [104] E. T. Breyer, H. Mulaosmanovic, J. Trommer, T. Melde, S. Dünkel, M. Trentzsch, S. Beyer, S. Slesazeck, T. Mikolajick, *IEEE J. Electron Devices Soc.* 2020, 8, 748. [105] E. T. Breyer, H. Mulaosmanovic, T. Mikolajick, S. Slesazeck, *Appl. Phys. Lett.* 2021, 118, 050501. [106] M. Si, A. K. Saha, S. Gao, G. Qiu, J. Qin, Y. Duan, J. Jian, C. Niu, H. Wang, W. Wu, S. K. Gupta, P. D. Ye, *Nat. Electron.* 2019, 2, 580. [107] H. Mulaosmanovic, S. Dünkel, M. Trentzsch, S. Beyer, E. T. Breyer, T. Mikolajick, S. Slesazeck, *IEEE Trans. Electron Devices* 2020, 67, 5804. [108] Y. Xiang, M. G. Bardon, B. Kaczer, M. N. Alam, L.-Å. Ragnarsson, G. Groeseneken, J. Van Houdt, in 2020 IEEE Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2020, pp. 18.2.1–18.2.4. [109] M. Jerry, P.-Y. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu, S. Datta, in 2017 IEEE Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2017, pp. 6.2.1–6.2.4. [110] S. S. Cheema, D. Kwon, N. Shanker, R. Dos Reis, S.-L. Hsu, J. Xiao, H. Zhang, R. Wagner, A. Datar, M. R. McCarter, C. R. Serrao, A. K. Yadav, G. Karbasian, C.-H. Hsu, A. J. Tan, L.-C. Wang, V. Thakare, X. Zhang, A. Mehta, E. Karapetrova, R. V. Chopdekar, P. Shafer, E. Arenholz, C. Hu, R. Proksch, R. Ramesh, J. Ciston, S. Salahuddin, *Nature* 2020, 580, 478. [111] M. Materano, P. D. Lomenzo, A. Kersch, M. H. Park, T. Mikolajick, U. Schroeder, *Inorg. Chem. Front.* 2021, 8, 2650. [112] D. R. Islamov, V. A. Gritsenko, T. V. Perevalov, V. A. Pustovarov, O. M. Orlov, A. G. Chernikova, A. M. Markeev, S. Slesazeck, U. Schroeder, T. Mikolajick, G. Y. Krasnikov, *Acta Mater.* 2019, 166, 47. [113] H. Zhou, J. Ocker, M. Mennenga, M. Noack, S. Müller, M. Trentzsch, S. Dünkel, S. Beyer, T. Mikolajick, in 2020 IEEE Int. Memory Workshop (IMW), IEEE, Piscataway, NJ 2020, pp. 1–4. [114] K. A. Aabrar, S. G. Kirtania, F.-X. Liang, J. Gomez, M. San Jose, Y. Luo, H. Ye, S. Dutta, P. G. Ravikumar, P. V. Ravindran, A. Islam Khan, S. Yu, S. Datta, *IEEE Trans. Electron Devices* 2022, 69, 2094. [115] S. De, H.-H. Le, B.-H. Qiu, M. A. Baig, P.-J. Sung, C.-J. Su, Y.-J. Lee, D. D. Lu, *IEEE Electron Device Lett.* 2021, 42, 1144. [116] D. F. Falcone, M. Halter, L. Bégon-Lours, B. J. Offrein, *Front. Electron. Mater.* 2022, 2, 849879. [117] K. Florent, M. Pesic, A. Subirats, K. Banerjee, S. Lavizzari, A. Arreghini, L. Di Piazza, G. Potoms, F. Sebaai, S. McMitchell, M. Popovici, G. Groeseneken, J. Van Houdt, in 2018 IEEE Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2018, pp. 2–5. [118] S. Yoon, S.-I. Hong, G. Choi, D. Kim, I. Kim, S. M. Jeon, C. Kim, K. Min, in 2022 IEEE Int. Memory Workshop (IMW), IEEE, Piscataway, NJ 2022, pp. 1–4. [119] S. Slesazeck, U. Schroeder, T. Mikolajick, in 2018 Int. Conf. on IC Design & Technology (ICICDT), IEEE, Piscataway, NJ 2018, pp. 121–124. [120] T. Ma, J.-P. Han, *IEEE Electron Device Lett.* 2002, 23, 386. [121] S. Dutta, H. Ye, A. A. Khandker, S. G. Kirtania, A. Khanna, K. Ni, S. Datta, *IEEE Electron Device Lett.* 2022, 43, 382. [122] M.-K. Kim, J.-S. Lee, *Nano Lett.* 2019, 19, 2044. [123] T. Lu, R. Liang, R. Zhao, Y. Yang, T.-L. Ren, in 2020 4th IEEE Electron Devices Technology Manufacturing Conf. (EDTM), IEEE, Piscataway, NJ 2020, pp. 1–4. [124] R. Zhao, X. Zhao, H. Liu, M. Shao, Q. Feng, T. Liu, T. Lu, X. Wu, Y. Yi, T.-L. Ren, *IEEE Electron Device Lett.* 2021, 42, 1164. [125] C. Sun, K. Han, S. Samanta, Q. Kong, J. Zhang, H. Xu, X. Wang, A. Kumar, C. Wang, Z. Zheng, X. Yin, K. Ni, X. Gong, in 2021 Symp. on VLSI Technology, IEEE, Piscataway, NJ 2021, pp. 1–2. [126] H. Mulaosmanovic, D. Kleimaier, S. Dünkel, S. Beyer, T. Mikolajick, S. Slesazeck, *Nanoscale* 2021, 13, 16258. [127] L. Esaki, R. Laibowitz, P. Stiles, *IBM Tech. Discl. Bull.* 1971, 13, 114. [128] J. Rodriguez Contreras, H. Kohlstedt, U. Poppe,

R. Waser, C. Buchal, N. Pertsev, *Appl. Phys. Lett.* 2003, 83, 4595. [129] V. Garcia, S. Fusil, K. Bouzouane, S. Enouz-Vedrenne, N. D. Mathur, A. Barthelémy, M. Bibes, *Nature* 2009, 460, 81. [130] M. Y. Zhuravlev, R. F. Sabirianov, S. Jaswal, E. Y. Tsymbal, *Phys. Rev. Lett.* 2005, 94, 246802. [131] M. Kobayashi, Y. Tagawa, F. Mo, T. Saraya, T. Hiramoto, *IEEE J. Electron Devices Soc.* 2018, 7, 134. [132] Y. Goh, S. Jeon, *Nanotechnology* 2018, 29, 335201. [133] Y.-F. Chen, L.-W. Hsu, C.-W. Hu, G.-T. Lai, Y.-H. Wu, *IEEE Electron Device Lett.* 2021, 43, 208. [134] L. Bégon-Lours, M. Halter, M. Sousa, Y. Popoff, D. D. Pineda, D. F. Falcone, Z. Yu, S. Reidt, L. Benatti, F. M. Puglisi, B. J. Offrein, *Neuromorphic Comput. Eng.* 2022, 2, 024001. [135] H. Bae, T. Moon, S. G. Nam, K.-H. Lee, S. Kim, S. Hong, D.-H. Choe, S. Jo, Y. Lee, J. Heo, in *2021 Symp. on VLSI Technology, IEEE, Piscataway, NJ 2021*, pp. 1–2. [136] L. Wang, M. R. Cho, Y. J. Shin, J. R. Kim, S. Das, J.-G. Yoon, J.-S. Chung, T. W. Noh, *Nano Lett.* 2016, 16, 3911. [137] B. Max, M. Hoffmann, S. Slesazeck, T. Mikolajick, *IEEE J. Electron Devices Soc.* 2019, 7, 1175. [138] B. Max, M. Hoffmann, H. Mulaosmanovic, S. Slesazeck, T. Mikolajick, *ACS Appl. Electron. Mater.* 2020, 2, 4023. [139] S. Fujii, Y. Kamimuta, T. Ino, Y. Nakasaki, R. Takaishi, M. Saitoh, in *2016 IEEE Symp. on VLSI Technology, IEEE, Piscataway, NJ 2016*, pp. 1–2. [140] B. Max, T. Mikolajick, M. Hoffmann, S. Slesazeck, in *2019 IEEE 11th Int. Memory Workshop (IMW), IEEE, Piscataway, NJ 2019*, pp. 1–4. [141] B. Prasad, V. Thakare, A. Kalitsov, Z. Zhang, B. Terris, R. Ramesh, *Adv. Electron. Mater.* 2021, 7, 2001074. [142] C. Richter, T. Schenk, M. H. Park, F. A. Tschardtke, E. D. Grimley, J. M. LeBeau, C. Zhou, C. M. Fancher, J. L. Jones, T. Mikolajick, U. Schroeder, *Adv. Electron. Mater.* 2017, 3, 1700131. [143] M. Hoffmann, J. Murdzek, S. George, S. Slesazeck, U. Schroeder, T. Mikolajick, *Appl. Phys. Lett.* 2022, 120, 122901. [144] J. Junquera, P. Ghosez, *Nature* 2003, 422, 506. [145] L. Bégon-Lours, M. Halter, Y. Popoff, Z. Yu, D. Falcone, D. Dávila, V. Bragaglia, A. La Porta, D. Jubin, J. Fompeyrine, B. J. Offrein, *IEEE Journal of the Electron Devices Society* 2021, 9, 1275. [146] C. Zacharaki, P. Tsipas, S. Chaitoglou, E. Evangelou, C. Istrate, L. Pintilie, A. Dimoulas, *Appl. Phys. Lett.* 2020, 116, 182904. [147] X. Wang, C. Zhu, Y. Deng, R. Duan, J. Chen, Q. Zeng, J. Zhou, Q. Fu, L. You, S. Liu, J. H. Edgar, P. Yu, Z. Liu, *Nat. Commun.* 2021, 12, 1109. [148] P. Singh, S. Baek, H. H. Yoo, J. Niu, J.-H. Park, S. Lee, *ACS Nano* 2022, 16, 5418. [149] E. Covi, Q. T. Duong, S. Lancaster, V. Havel, J. Coignus, J. Barbot, O. Richter, P. Klein, E. Chicca, L. Grenouillet, A. Dimoulas, T. Mikolajick, S. Slesazeck, in *2021 IEEE Int. Symp. on Circuits and Systems (ISCAS), IEEE, Piscataway, NJ 2021*, pp. 1–5. [150] L. Chen, T.-Y. Wang, Y.-W. Dai, M.-Y. Cha, H. Zhu, Q.-Q. Sun, S.-J. Ding, P. Zhou, L. Chua, D. W. Zhang, *Nanoscale* 2018, 10, 15826. [151] L. Chua, *IEEE Trans. Circuit Theory* 1971, 18, 507. [152] D. B. Strukov, G. S. Snider, D. R. Stewart, R. S. Williams, *Nature* 2008, 453, 80. [153] L. Chua, *Appl. Phys. A* 2011, 102, 765. [154] A. Chanthbouala, V. Garcia, R. O. Cherifi, K. Bouzouane, S. Fusil, X. Moya, S. Xavier, H. Yamada, C. Deranlot, N. D. Mathur, M. Bibes, A. Barthelémy, J. Grollier, *Nat. Mater.* 2012, 11, 860. [155] D. Kim, H. Lu, S. Ryu, C.-W. Bark, C.-B. Eom, E. Tsymbal, A. Gruverman, *Nano Lett.* 2012, 12, 5697. [156] S. Yu, *Proc. IEEE* 2018, 106, 260. [157] I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, Y. Bengio, *Advances in Neural Information Processing Systems*, Vol. 29, Curran Associates, Red Hook, NY 2016. [158] F. Li, B. Zhang, B. Liu, *arXiv:1605.04711* 2016. [159] K. K. Likharev, *Sci. Adv. Mater.* 2011, 3, 322. [160] Z. Sun, G. Pedretti, A. Bricalli, D. Ielmini, *Sci. Adv.* 2020, 6, eaay2378. [161] A. Gruverman, D. Wu, H. Lu, Y. Wang, H. Jang, C. Folkman, M.

Y. Zhuravlev, D. Felker, M. Rzchowski, C.-B. Eom, E. Y. Tsymbal, *Nano Lett.* 2009, 9, 3539. [162] H.-S. Lee, W. Han, H.-Y. Chung, M. Rozenberg, K. Kim, Z. Lee, G. Y. Yeom, H.-H. Park, *ACS Appl. Mater. Interfaces* 2015, 7, 22348. [163] D. Pantel, M. Alexe, *Phys. Rev. B* 2010, 82, 134105. [164] M. Park, H. Kim, Y. Kim, T. Moon, K. Kim, Y. Lee, S. Hyun, C. Hwang, *J. Mater. Chem. C* 2015, 3, 6291. [165] L. Bégon-Lours, M. Halter, F. M. Puglisi, L. Benatti, D. F. Falcone, Y. Popoff, D. Dávila Pineda, M. Sousa, B. J. Offrein, *Adv. Electron. Mater.* 2022, 2101395, <https://doi.org/10.1002/aelm.202101395>. [166] R. Berdan, T. Marukame, K. Ota, M. Yamaguchi, M. Saitoh, S. Fujii, J. Deguchi, Y. Nishi, *Nat. Electron.* 2020, 3, 259. [167] J. Cheng, H. Yang, N. G. Combs, W. Wu, H. Kim, H. Chandrasekar, C. Wang, S. Rajan, S. Stemmer, W. Lu, *Appl. Phys. Lett.* 2021, 118, 042105. [168] M. Si, A. Murray, Z. Lin, J. Andler, J. Li, J. Noh, S. Alajlouni, C. Niu, X. Lyu, D. Zheng, K. Maize, A. Shakouri, S. Datta, R. Agrawal, P. D. Ye, *IEEE Trans. Electron Devices* 2021, 68, 3195. [169] L. Liu, H. Wang, Q. Wu, K. Wu, Y. Tian, H. Yang, C. M. Shen, L. Bao, Z. Qin, H.-J. Gao, *Nano Res.* 2022, 15, 5442. [170] J. Noh, H. Bae, J. Li, Y. Luo, Y. Qu, T. J. Park, M. Si, X. Chen, A. R. Charnas, W. Chung, X. Peng, S. Ramanathan, S. Yu, P. D. Ye, *IEEE Trans. Electron Devices* 2021, 68, 2515. [171] K. Kamimura, S. Nohmi, K. Suzuki, K. Takeuchi, in *ESSDERC 201949th European Solid-State Device Research Conf. (ESSDERC)*, IEEE, Piscataway, NJ 2019, pp. 178–181. [172] X. Sun, P. Wang, K. Ni, S. Datta, S. Yu, in *2018 IEEE Int. Electron Devices Meeting (IEDM)*, IEEE, Piscataway, NJ 2018, pp. 3.1.1–3.1.4. [173] A. Kazemi, R. Rajaei, K. Ni, S. Datta, M. Niemier, X. S. Hu, in *2020 IEEE Int. Symp. on Circuits and Systems (ISCAS)*, IEEE, Piscataway, NJ 2020, pp. 1–5. [174] H. R. Lee, D. Lee, J. H. Oh, *Adv. Mater.* 2021, 33, 2100119. [175] X. Pan, T. Ma, *Appl. Phys. Lett.* 2011, 99, 013505. [176] F. Xue, X. He, W. Liu, D. Periyangounder, C. Zhang, M. Chen, C.-H. Lin, L. Luo, E. Yengel, V. Tung, T. D. Anthopoulos, L.-J. Li, J.-H. He, X. Zhang, *Adv. Funct. Mater.* 2020, 30, 2004206. [177] J. Li, C. Ge, J. Du, C. Wang, G. Yang, K. Jin, *Adv. Mater.* 2020, 32, 1905764. [178] W. J. Merz, *Phys. Rev.* 1954, 95, 690. [179] Y. Xiang, M. G. Bardon, M. N. K. Alam, M. Thesberg, B. Kaczer, P. Roussel, M. Popovici, L.-Å. Ragnarsson, B. Truijen, A. Verhulst, B. Parvais, N. Horiguchi, G. Groeseneken, J. Van Houdt, in *2019 IEEE Int. Electron Devices Meeting (IEDM)*, IEEE, Piscataway, NJ 2019, pp. 21.6.1–21.6.4. [180] S. Boyn, J. Grollier, G. Lecerf, B. Xu, N. Locatelli, S. Fusil, S. Girod, C. Carrétéro, K. Garcia, S. Xavier, J. Tomas, L. Bellaiche, M. Bibes, A. Barthélémy, S. Saïghi, V. Garcia, *Nat. Commun.* 2017, 8, 1. [181] C. Ma, Z. Luo, W. Huang, L. Zhao, Q. Chen, Y. Lin, X. Liu, Z. Chen, C. Liu, H. Sun, X. Jin, Y. Yin, X. Li, *Nat. Commun.* 2020, 11, 1439. [182] P. Nukala, M. Ahmadi, Y. Wei, S. De Graaf, E. Stylianidis, T. Chakraborty, S. Matzen, H. W. Zandbergen, A. Björling, D. Mannix, D. Carbone, B. Kooi, B. Noheda, *Science* 2021, 372, 630. [183] P.-Y. Chen, B. Lin, I.-T. Wang, T.-H. Hou, J. Ye, S. Vrudhula, J.-s. Seo, Y. Cao, S. Yu, in *2015 IEEE/ACM Int. Conf. on ComputerAided Design (ICCAD)*, IEEE, Piscataway, NJ 2015, pp. 194–199. [184] K. Tahara, K. Toprasertpong, Y. Hikosaka, K. Nakamura, H. Saito, M. Takenaka, S. Takagi, in *2021 Symp. on VLSI Technology*, IEEE, Piscataway, NJ 2021, pp. 1–2. [185] T. Ali, D. Lehninger, M. Lederer, S. Li, K. Kühnel, C. Mart, K. Mertens, R. Hoffmann, R. Olivo, J. Emara, K. Biedermann, J. Metzger, R. Binder, M. Czernohorsky, T. Kämpfe, J. Müller, K. Seidel, L. M. Eng, *Adv. Electron. Mater.* 2022, 8, 2100837. [186] T. Ali, K. Mertens, K. Kühnel, M. Rudolph, S. Oehler, D. Lehninger, F. Müller, R. Revello, R. Hoffmann, K. Zimmermann, T. Kämpfe, M. Czernohorsky, K. Seidel, J. Van Houdt, L. M. Eng,

Nanotechnology 2021, 32, 425201. [187] K. Ni, J. Smith, B. Grisafe, T. Rakshit, B. Obradovic, J. Kittl, M. Rodder, S. Datta, in 2018 IEEE Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2018, pp. 13.2.1–13.2.4. [188] F. Xi, Y. Han, M. Liu, J. H. Bae, A. Tiedemann, D. Grutzmacher, Q.-T. Zhao, ACS Appl. Mater. Interfaces 2021, 13, 32005. [189] V. Sessi, M. Simon, H. Mulaosmanovic, D. Pohl, M. Loeffler, T. Mauersberger, F. P. Fengler, T. Mittmann, C. Richter, S. Slesazeck, T. Mikolajick, W. M. Weber, Adv. Electron. Mater. 2020, 6, 1901244. [190] Y. Zhou, Y. Wang, F. Zhuge, J. Guo, S. Ma, J. Wang, Z. Tang, Y. Li, X. Miao, Y. He, Y. Chai, Adv. Mater. 2022, 2107754, <https://doi.org/10.1002/adma.202107754>. [191] C. Wang, T. Wang, W. Zhang, J. Jiang, L. Chen, A. Jiang, Nano Res. 2022, 15, 3606. [192] G. Lecerf, J. Tomas, S. Saighi, in 2013 IEEE Int. Symp. on Circuits and Systems (ISCAS), IEEE, Piscataway, NJ 2013, pp. 1616–1619. [193] L. Wang, X. Wang, Y. Zhang, R. Li, T. Ma, K. Leng, Z. Chen, I. Abdelwahab, K. P. Loh, Adv. Funct. Mater. 2020, 30, 2004609. [194] K. Liu, B. Dang, T. Zhang, Z. Yang, L. Bao, L. Xu, C. Cheng, R. Huang, Y. Yang, Adv. Mater. 2022, 2108826, <https://doi.org/10.1002/adma.202108826>. [195] Z. Wang, B. Crafton, J. Gomez, R. Xu, A. Luo, Z. Krivokapic, L. Martin, S. Datta, A. Raychowdhury, A. I. Khan, in 2018 IEEE Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2018, pp. 13.3.1–13.3.4. [196] Y. Fang, J. Gomez, Z. Wang, S. Datta, A. I. Khan, A. Raychowdhury, IEEE Electron Device Lett. 2019, 40, 1213. [197] H. Mulaosmanovic, S. Slesazeck, J. Ocker, M. Pesic, S. Muller, S. Flachowsky, J. Müller, P. Polakowski, J. Paul, S. Jansen, S. Kolodinski, C. Richter, S. Piontek, T. Schenk, A. Kersch, C. Kunne, R. van Bentum, U. Schroder, T. Mikolajick, in 2015 IEEE Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2015, pp. 26.8.1–26.8.3. [198] C. Chen, M. Yang, S. Liu, T. Liu, K. Zhu, Y. Zhao, H. Wang, Q. Huang, R. Huang, in 2019 Symp. on VLSI Technology, IEEE, Piscataway, NJ 2019, pp. T136–T137. [199] J. Luo, L. Yu, T. Liu, M. Yang, Z. Fu, Z. Liang, L. Chen, C. Chen, S. Liu, S. Wu, Q. Huang, R. Huang, in 2019 IEEE Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ 2019, pp. 6.4.1–6.4.4. [200] S. Dutta, C. Schafer, J. Gomez, K. Ni, S. Joshi, S. Datta, Front. Neurosci. 2020, 14, 634. [201] J. J. Yang, I. H. Inoue, T. Mikolajick, C. S. Hwang, MRS Bull. 2012, 37, 131. [202] W. Lu, D. S. Jeong, M. Kozicki, R. Waser, MRS Bull. 2012, 37, 124. [203] R. Schroedter, A. S. Demirkol, A. Ascoli, R. Tetzlaff, E. Mgeladze, M. Herzig, S. Slesazeck, T. Mikolajick, in 2022 11th Int. Conf. on Modern Circuits and Systems Technologies (MOCAS), IEEE, Piscataway, NJ 2022, pp. 1–4. [204] T. You, N. Du, S. Slesazeck, T. Mikolajick, G. Li, D. Burger, I. Skorupa, H. Stocker, B. Abendroth, A. Beyer, K. Volz, O. G. Schmidt, H. Schmidt, ACS Appl. Mater. Interfaces 2014, 6, 19758. [205] T. Mikolajick, M. Specht, N. Nagel, T. Mueller, S. Riedel, F. Beug, T. Melde, K.-H. Kusters, in 2007 Int. Symp. on VLSI Technology, Systems and Applications (VLSI-TSA), IEEE, Piscataway, NJ 2007, pp. 1–4. [206] P. Hasler, T. S. Lande, IEEE Trans. Circuits Syst. 2001, 48, 1.