A BIST Methodology to test CLB Resources on an SRAM-Based FPGA using Complementary Gates Configuration
- 1. Assistant Professor, Department of EECE, GITAM Hyderabad
- 2. Assistant Professor, Department of EECE, GITAM Hyderabad.
- 3. Assistant Professor, Department of EECE, GITAM Hyderabad.
Contributors
- 1. Publisher
Description
This paper primarily focuses on designing a new Built in self test (BIST) methodology to test the configurable logic blocks (CLBs) which is the heart of field programmable gate array (FPGA). The proposed methodology targets stuck-at-0/1 faults on a RAM cell in an LUT which constitutes about 90% of the total faults in the CLBs. No extra area overhead is needed to accommodate the test pattern generators (TPGs) and output responses analyzers (ORAs) as they are realized by the already existing configurable resources on the FPGA.A group of CLBs chosen as block under test (BUT) are configured as complementary gates (AND/NAND, OR/NOR, XOR/XNOR) to successfully test the aforementioned faults. The proposed BIST structure when implemented on Xilinx Virtex-4 FPGA proved 100% fault coverage and minimized test configurations.
Files
L79851091220.pdf
Files
(476.5 kB)
Name | Size | Download all |
---|---|---|
md5:d2eac2eb92ca16638122559a6e1a10ee
|
476.5 kB | Preview Download |
Additional details
Related works
- Is cited by
- Journal article: 2278-3075 (ISSN)
Subjects
- ISSN
- 2278-3075
- Retrieval Number
- 10.35940/ijitee.L7985.1091220