

Sources of Randomness in Digital Devices and Their Testability

Viktor FISCHER

Univ Lyon, UJM-Saint-Etienne, CNRS
Laboratoire Hubert Curien UMR 5516
F-42023, SAINT-ETIENNE, France

fischer@univ-st-etienne.fr

NIST RBG Workshop, Gaithersburg, USA, May 2016

Random Numbers in Cryptography

- ▶ **Random Number Generator (RNG)**

Physical function generating a sequence of random bits or symbols (e.g. groups of bits = numbers)


- ▶ **RNG (or RBG, i.e. Random Bit Generator)**

Essential part of cryptographic systems

- ▶ Today's cryptographic systems mostly implemented in **logic devices** (e.g. smart cards)

- ▶ Challenge: find and exploit **analog sources of randomness in digital devices** using a standard technology (avoid a full custom design)

Fair Tossing of Fair Coins




Mathematical approach:

- Considered as an **ideal TRNG**
- Consequently: we obtain **entropy rate of ten bits per trial**

Physical approach:

- What can be the **frequency of trials**?
- What (physically) means '**fair tossing**' and '**fair coins**'?

Tossing (Partially) Unfair Coins – Realistic TRNG




How much entropy per trial, if:

- One (independent) fair coin
- Four correlated coins
- Two biased coins
- Three manipulable coins

Can the output be manipulable, if the ten coins' values are bit-wise XORed to get **just one output bit**?

Tossing (Partially) Unfair Coins – Realistic TRNG

In the context of oscillator based TRNG:



How much entropy per trial, if:

- One (independent) fair coin
- Four correlated coins
- Two biased coins
- Three manipulable coins

Can the output be manipulable, if the ten coins' values are bit-wise XORed to get **just one output bit**?

Conclusions Regarding Our Study Case

Design of a RNG is rather a physical than a mathematical project

The physical parameters of the source of randomness must be thoroughly evaluated:

- Distribution of random values (bias)
- Correlation
- Dependence (if many sources)
- Manipulability
- Agility (spectrum)

Outline

- 1 Sources of randomness in logic devices
- 2 Characterization and quantification of sources of randomness
- 3 From quantification of the source of randomness to dedicated tests
- 4 Conclusions

Sources of Randomness in Logic Devices

Commonly used sources related to some physical process,
basically coming from electric noises


- **Clock jitter:** short-term variation of an event from its ideal position
- **Metastability:** ability of an unstable equilibrium electronic state to persist for an indefinite period in a digital system (rare)
- **Oscillatory metastability:** ability of a bi-stable circuit (e.g. an RS flip-flop) to oscillate for an indefinite period
- **Initialization of flip-flops:** initialization of a flip-flop (or a memory element) to a random state (after power-up or periodically)
- **Chaos:** stochastic behavior of a deterministic system which exhibits sensitive dependence on initial conditions (needs analog blocks)

Sources of Randomness: Jittery Clock Signals

Clock jitter – the most frequently used in logic devices

The jitter in clock generators is caused by ¹

- Local noise sources
- Global noise sources



Sources in red are manipulable!

The entropy must be estimated depending on the local non-manipulable sources (in green)

¹ B. Valtchanov, A. Aubert, F. Bernard, and V. Fischer, Modeling and observing the jitter in ring oscillators implemented in FPGAs, DDECS 2008

Choice of the Source of Randomness

The source of randomness must be **clearly defined, well characterized and quantified**

With respect to the entropy harvesting method, it should serve as an **input parameter of the stochastic model**

Problem #1: False entropy source

E.g. while claiming to use metastability, the designer uses some other, uncharacterized source of entropy (electric noises)

Problem #2: **Entropy overestimation**

The effect of manipulable sources is not excluded from entropy estimation – the general purpose statistical tests are not able to exclude them!

Digitization of the Noise Signal

Explicite

- Sampling of a noisy signal
- Counting of random events
- Time-to-digital conversion

Hidden (or implicite)

- Conversion of analog electric noises to the timing jitter of the clock signal

Sometimes it is difficult or even **impossible to separate** digitization from the post-processing

If the digitization is hidden or if it is mixed with the post-processing, the **raw random signal – difficult to determine**

Outline

- 1 Sources of randomness in logic devices
- 2 Characterization and quantification of sources of randomness
- 3 From quantification of the source of randomness to dedicated tests
- 4 Conclusions


Characterization and Quantification of Noise Sources

All the sources (and only the sources) that determine the entropy rate at generator's output need to be characterized and quantified

Consequently, the noise sources should be characterized and quantified with respect to the stochastic model, which determines the entropy rate

Next, we will illustrate this approach on a comprehensive example using an elementary oscillator-based TRNG ...

Elementary Oscillator-Based TRNG (ELO TRNG)



First proposed by Fairfield *et al.* ¹

Modeled by Baudet *et al.* ² – the entropy depends on the clock jitter coming from the **thermal noise** and the frequencies of the two clock signals


The frequency divider determines the sampling period

Depending on the jitter size, the K_D value can be very big (greater than 300 000)

¹ R.C. Fairfield, R.L. Mortenson, and K.B. Coulthart. An LSI random number generator (RNG). Advances in Cryptology, 1985

² M. Baudet, D. Lubicz, J. Micolod, and A. Tassiaux. On the security of oscillator-based random number generators. Journal of Cryptology, 2011

ELO TRNG – Security Analysis



The effect of the global jitter sources (often neglected!) is significantly reduced by the principle – two identical oscillators are impacted in the same way by the global perturbation signals. According to the model, the *lower bound of the Shannon entropy rate* per bit at the generator output is given as:

$$H_{min} \approx 1 - \frac{4}{\pi^2 \ln(2)} e^{-4\pi^2 Q} = 1 - \frac{4}{\pi^2 \ln(2)} e^{-\frac{4\pi^2 \sigma_{jit}^2 T_2}{T_1^3}} \quad (1)$$

The lower entropy bound is determined by measurable parameters!

- Mean frequencies of the two ring oscillators – T_1, T_2
- Variance of the jitter coming from the **thermal noise** – σ_{jit}^2

Measurement of the Non-Manipulable Clock Jitter ^{1/2}

Algorithm for computing variance V of the jitter¹

Input: The output sequence $[b_1, \dots, b_n]$ of an elementary TRNG with $K_D = 1$, K , M and N integers ²,

Output: $V_0 = 4V/T_1^2$ where V is the variance of the jitter accumulated during MT_2 .

Algorithm 1

for $i = 0, \dots, K$ **do**

$S_i \leftarrow [Ni + 1, \dots, Ni + N];$

$c[i] = \mathbb{P}_{S_i}(b_j \neq b_{j+M});$

end for;

$V_0 \leftarrow \frac{1}{K} \sum_{i=0}^K c[i]^2 - \left(\frac{1}{K} \sum_{i=0}^K c[i] \right)^2;$

return: $V_0;$

¹ V. Fischer and D. Lubicz. Embedded evaluation of randomness in oscillator based elementary TRNG. CHES 2014

² In practice, $K \sim 10000$, $N \sim 100$ and $M > N$, we let $M \sim 200 \div 1600$

Measurement of the Non-Manipulable Clock Jitter ^{2/2}

Algorithm 1 Recall

for $i = 0, \dots, K$ **do**

$S_i \leftarrow [Ni + 1, \dots, Ni + N];$


$c[i] = \mathbb{P}_{S_i}(b_j = b_{j+M});$

end for;

$V_0 \leftarrow \frac{1}{K} \sum_{i=0}^K c[i]^2 - \frac{1}{K} \sum_{i=0}^K c[i]^2;$

return: $V_0;$

For all elements from the set S_i compute $c[i] = \frac{\#\{j \in S_{i_0} | b_j = b_{j+M}\}}{N}$




Recall: $N \sim 100, M \sim 200 \div 1600$

Hardware Implementation of the Jitter Measurement 1/2

Jitter measurement circuitry implemented in two blocks


The first block computes K successive values $c_i = Nc[i]$



Hardware Implementation of the Jitter Measurement 2/2

Recall: Jitter measurement circuitry implemented in two blocks

The second block computes the relative variance $4V/T_1^2$ from K values $c[i]$ according to Algorithm 1





- Summary: Two accumulators, two multipliers, one subtractor, two divisions by shift right

Evaluation of the Jitter Measurement in Hardware

Implementation results in Altera Cyclone III FPGA module

- The ELO TRNG including jitter measurement circuitry with 32-bit data path occupied:
 - 301 logic cells (LEs),
 - up to 450 memory bits,
 - one DSP block 9x9,
 - four DSP blocks 18x18

Jitter measurement results ($250 < M < 1200$, $N \sim 120$ and $K = 8192$)



- From the slope of the measured V_0 for $250 < M < 450$:
Jitter size: $\sigma = 5.01$ ps per period $T_1 = 7.81$ ns.

Outline

- 1 Sources of randomness in logic devices
- 2 Characterization and quantification of sources of randomness
- 3 From quantification of the source of randomness to dedicated tests**
- 4 Conclusions

Monitoring of the Source of Randomness

Monitoring = continuous quantification (embedded measurement) of the noise source

The measurement should be performed as close to the source as possible (reduced latency)

The impact of the manipulable sources on the measurement results should be avoided

The quantified source of randomness should be used

- As an input for the **stochastic model** for entropy estimation
- As a basis for the **dedicated stochastic tests** – fast and efficient

Model-Based Entropy Management ^{1/2}

For the previous example:

Knowing the size of the jitter, we can now manage the entropy rate at RNG output:

- From Eq. (1), we compute the value of the frequency divider K_D , to ensure that the entropy per bit will always be higher than $H_{min} = 0.997$:

$$K_D > \frac{-\ln\left(\frac{\pi}{2}\sqrt{(1-H_{min})\ln(2)}\right)}{2\pi^2\frac{T_2}{T_1}\frac{\sigma^2}{T_1^2}}$$

For $T_1 = 8.9$ ns, $T_2 = 8.7$ ns, $\sigma = 5.01$ ps and $H_{min} = 0.997$, we get $K_D \approx 430\,000$

Model-Based Entropy Management ^{2/2}

The jitter measurement circuitry can serve for online testing:
for the given K_D , the jitter size σ_c should not drop below 5.01 ps,
in order to **guarantee sufficient entropy rate at TRNG output**

The proposed dedicated test needs $N \cdot K = 128 \cdot 8192 \approx 1 \cdot 10^6$
periods T_2 to be finished = **less than 3 TRNG output bits!**


We observed that the proposed embedded test is **much more conservative** than the tests FIPS 140-1 – the TRNG output passed these tests (and even the tests NIST SP 800-22) for $K_D > 100\,000$

It is sufficient to put a 3-element shift register at the TRNG output, in order to get each output bit continuously tested

Evaluation of the Method by Attacks

Studied attack – jitter reduction by decreasing the temperature

- The temperature was rapidly changed to -20°C and left to rise back to 21°C for several times.



Outline

- 1 Sources of randomness in logic devices
- 2 Characterization and quantification of sources of randomness
- 3 From quantification of the source of randomness to dedicated tests
- 4 Conclusions

Conclusion – TRNGs Suitable for Source Monitoring

To comply with the proposed principle of randomness monitoring, the TRNGs must fulfill the following conditions:

- Their stochastic model must be feasible
- The model must depend on measurable inputs

Not all TRNGs comply with this principle, but many of them do, e.g.:

- Generators with uniformly distributed clock phases ¹
- TRNGs with periodically occurring clock phases (coherent sampling)^{2 3}
- Generators with a transitional oscillatory state ⁴

¹ A. Cherkaoui, V. Fischer, L. Fesquet, A. Aubert: A Very High Speed True Random Number Generator with Entropy Assessment, CHES 2013

² P. Kohlbrenner, K. Gaj: An Embedded True Random Number Generator for FPGAs, ACM/SIGDA FPGA, 2004


³ V. Fischer and M. Drutarovsky: True Random Number Generator Embedded in Reconfigurable Hardware, CHES 2002

⁴ M. Varchola, M. Drutarovsky: New High Entropy Element for FPGA Based True Random Number Generators, CHES 2010


Conclusion – the Entropy Source Model (the Second Draft)

Not mentioned in the Draft: the model is valid only for the physical sources of randomness!

NIST SP 800-90B Draft Version 2



Proposed Modified Version



Required modification

Proposed modification

Conclusions

We demonstrated that in conjunction with a suitable statistical model, the quantified noise source can be **used to estimate entropy** at the output of the generator

We also showed that this entropy estimator can be used to build a **rapid dedicated on-line statistical test** that is perfectly adapted to the generator's principle

This approach ensures **high level of security** by rapidly detecting all deviations from the expected behavior

Acknowledgments

This work was performed in the framework of the project

HECTOR

Hardware Enabled Crypto and Randomness

The HECTOR project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement number 644052 starting from March 2015

www.hector-project.eu

