Conference paper Open Access

An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order

Hannes Gross; Stefan Mangard; Thomas Korak

Passive physical attacks, like power analysis, pose a serious threat to the security of digital circuits. In this work, we introduce an efficient sidechannel protected Advanced Encryption Standard (AES) hardware design that is completely scalable in terms of protection order. Therefore, we revisit the private circuits scheme of Ishai et al. [13] which is known to be vulnerable to glitches. We demonstrate how to achieve resistance against multivariate higher-order attacks in the presence of glitches for the same randomness cost as the private circuits scheme. Although our AES design is scalable, it is smaller, faster, and less randomness demanding than other side-channel protected AES implementations. Our first-order secure AES design, for example, requires only 18 bits of randomness per S-box operation and 6 kGE of chip area. We demonstrate the flexibility of our AES implementation by synthesizing it up to the 15th protection order.

Files (690.5 kB)
Name Size
CTRSA-An-Efficient-Side-Channel-Protected-TUG.pdf
md5:7f31f178c2e0b3128238d8756f9a6061
690.5 kB Download
35
10
views
downloads
All versions This version
Views 3535
Downloads 1010
Data volume 6.9 MB6.9 MB
Unique views 3535
Unique downloads 1010

Share

Cite as