Journal article Open Access

VLSI Implementation of Digital Filter using Novel RTSD Adder and Booth Multiplier

Debasis Behera; Asutosh Patnaik; Prabhat Kumar Barik; Girija Sankar Rath


MARC21 XML Export

<?xml version='1.0' encoding='UTF-8'?>
<record xmlns="http://www.loc.gov/MARC21/slim">
  <leader>00000nam##2200000uu#4500</leader>
  <datafield tag="041" ind1=" " ind2=" ">
    <subfield code="a">eng</subfield>
  </datafield>
  <datafield tag="653" ind1=" " ind2=" ">
    <subfield code="a">Finite Impulse Response (FIR) filters, Redundant Ternary Signed-Digit (RTSD) adder, Booth Multiplier, low power and delay.</subfield>
  </datafield>
  <controlfield tag="005">20211026134844.0</controlfield>
  <controlfield tag="001">5595580</controlfield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="u">Assistant Professor, Dept. of Applied Electronics and  Instrumentation Engineering, C. V. Raman College of Engineering,  Bhubaneswar, India.</subfield>
    <subfield code="a">Asutosh Patnaik</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="u">Assistant Professor, Dept. of Applied Electronics and  Instrumentation Engineering, C. V. Raman College of Engineering,  Bhubaneswar, India.</subfield>
    <subfield code="a">Prabhat Kumar Barik</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="u">Professor, NIT, Rourkela, Odisha, India.</subfield>
    <subfield code="a">Girija Sankar Rath</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="u">Publisher</subfield>
    <subfield code="4">spn</subfield>
    <subfield code="a">Blue Eyes Intelligence Engineering  &amp; Sciences Publication (BEIESP)</subfield>
  </datafield>
  <datafield tag="856" ind1="4" ind2=" ">
    <subfield code="s">955970</subfield>
    <subfield code="z">md5:b0e217e35c20bea908fdffcbdd258d94</subfield>
    <subfield code="u">https://zenodo.org/record/5595580/files/C6562029320.pdf</subfield>
  </datafield>
  <datafield tag="542" ind1=" " ind2=" ">
    <subfield code="l">open</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="c">2020-02-29</subfield>
  </datafield>
  <datafield tag="909" ind1="C" ind2="O">
    <subfield code="p">openaire</subfield>
    <subfield code="o">oai:zenodo.org:5595580</subfield>
  </datafield>
  <datafield tag="909" ind1="C" ind2="4">
    <subfield code="c">4131-4139</subfield>
    <subfield code="n">3</subfield>
    <subfield code="p">International Journal of Engineering and Advanced Technology (IJEAT)</subfield>
    <subfield code="v">9</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="u">Assistant Professor, Dept. of Applied Electronics and  Instrumentation Engineering, C. V. Raman College of Engineering,  Bhubaneswar, India.</subfield>
    <subfield code="a">Debasis Behera</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">VLSI Implementation of Digital Filter using  Novel RTSD Adder and Booth Multiplier</subfield>
  </datafield>
  <datafield tag="540" ind1=" " ind2=" ">
    <subfield code="u">https://creativecommons.org/licenses/by/4.0/legalcode</subfield>
    <subfield code="a">Creative Commons Attribution 4.0 International</subfield>
  </datafield>
  <datafield tag="650" ind1="1" ind2="7">
    <subfield code="a">cc-by</subfield>
    <subfield code="2">opendefinition.org</subfield>
  </datafield>
  <datafield tag="650" ind1="1" ind2=" ">
    <subfield code="a">ISSN</subfield>
    <subfield code="0">(issn)2249-8958</subfield>
  </datafield>
  <datafield tag="650" ind1="1" ind2=" ">
    <subfield code="a">Retrieval Number</subfield>
    <subfield code="0">(handle)C6562029320/2020©BEIESP</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">&lt;p&gt;Finite Impulse Response (FIR) filters are most important element in signal processing and communication. Area and speed optimization are the essential necessities of FIR filter design. This work looks at the design of Finite Impulse Response (FIR) filters from an arithmetic perspective. Since the fundamental arithmetic operations in the convolution equations are addition and multiplication, they are the objectives of the design analysis. For multiplication, Booth encoding is utilized in order to lessen the quantity of partial products. Consequently, considering carry-propagation free addition strategies should improve the addition operation of the filter. The redundant ternary signed-digit (RTSD) number framework is utilized to speedup addition in the filter. The redundant ternary representation utilizes more bits than required to denote the single binary digit because of which most numbers have several representations. This special behavior of RTSD allows the addition along with the absence of typical carry propagation. Xilinx ISE design suite 14.5 is used for the design and validation of proposed method. From the implementation result, the proposed design of FIR filter is compared with other conventional techniques to show the better performance by means of power, area and delay.&lt;/p&gt;</subfield>
  </datafield>
  <datafield tag="773" ind1=" " ind2=" ">
    <subfield code="n">issn</subfield>
    <subfield code="i">isCitedBy</subfield>
    <subfield code="a">2249-8958</subfield>
  </datafield>
  <datafield tag="024" ind1=" " ind2=" ">
    <subfield code="a">10.35940/ijeat.C6562.029320</subfield>
    <subfield code="2">doi</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">publication</subfield>
    <subfield code="b">article</subfield>
  </datafield>
</record>
15
17
views
downloads
Views 15
Downloads 17
Data volume 16.3 MB
Unique views 14
Unique downloads 17

Share

Cite as