Journal article Open Access

Modeling and Execution of Floating Point Parallel Processing Operation for RISC Processor

Divya. D; Balasaraswathi. R; Harini kalyani. M,; Vivek Anand. I


DCAT Export

<?xml version='1.0' encoding='utf-8'?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:adms="http://www.w3.org/ns/adms#" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:dct="http://purl.org/dc/terms/" xmlns:dctype="http://purl.org/dc/dcmitype/" xmlns:dcat="http://www.w3.org/ns/dcat#" xmlns:duv="http://www.w3.org/ns/duv#" xmlns:foaf="http://xmlns.com/foaf/0.1/" xmlns:frapo="http://purl.org/cerif/frapo/" xmlns:geo="http://www.w3.org/2003/01/geo/wgs84_pos#" xmlns:gsp="http://www.opengis.net/ont/geosparql#" xmlns:locn="http://www.w3.org/ns/locn#" xmlns:org="http://www.w3.org/ns/org#" xmlns:owl="http://www.w3.org/2002/07/owl#" xmlns:prov="http://www.w3.org/ns/prov#" xmlns:rdfs="http://www.w3.org/2000/01/rdf-schema#" xmlns:schema="http://schema.org/" xmlns:skos="http://www.w3.org/2004/02/skos/core#" xmlns:vcard="http://www.w3.org/2006/vcard/ns#" xmlns:wdrs="http://www.w3.org/2007/05/powder-s#">
  <rdf:Description rdf:about="https://zenodo.org/record/5594176">
    <dct:identifier rdf:datatype="http://www.w3.org/2001/XMLSchema#anyURI">https://zenodo.org/record/5594176</dct:identifier>
    <foaf:page rdf:resource="https://zenodo.org/record/5594176"/>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Divya. D</foaf:name>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>Undergraduate Student, Department of Electronics and Communication Engineering, National Engineering College, Tamil Nadu, India.</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Balasaraswathi. R</foaf:name>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>Undergraduate Student, Department of Electronics and Communication Engineering, National Engineering College, Tamil Nadu, India.</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Harini kalyani. M,</foaf:name>
        <foaf:familyName>Harini kalyani. M</foaf:familyName>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>Undergraduate Student, Department of Electronics and Communication Engineering, National Engineering College, Tamil Nadu, India.</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Vivek Anand. I</foaf:name>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>Undergraduate Student, Department of Electronics and Communication Engineering, National Engineering College, Tamil Nadu, India.</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:title>Modeling and Execution of Floating Point Parallel Processing Operation for RISC Processor</dct:title>
    <dct:publisher>
      <foaf:Agent>
        <foaf:name>Zenodo</foaf:name>
      </foaf:Agent>
    </dct:publisher>
    <dct:issued rdf:datatype="http://www.w3.org/2001/XMLSchema#gYear">2020</dct:issued>
    <dcat:keyword>Double precision , RISC, Floating –point ALU,Instruction decoder.</dcat:keyword>
    <dct:subject>
      <skos:Concept>
        <skos:prefLabel>2249-8958</skos:prefLabel>
        <skos:inScheme>
          <skos:ConceptScheme>
            <dct:title>issn</dct:title>
          </skos:ConceptScheme>
        </skos:inScheme>
      </skos:Concept>
    </dct:subject>
    <dct:subject>
      <skos:Concept>
        <skos:prefLabel>C6203029320 /2020©BEIESP</skos:prefLabel>
        <skos:inScheme>
          <skos:ConceptScheme>
            <dct:title>handle</dct:title>
          </skos:ConceptScheme>
        </skos:inScheme>
      </skos:Concept>
    </dct:subject>
    <schema:sponsor>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Blue Eyes Intelligence Engineering &amp; Sciences Publication(BEIESP)</foaf:name>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>Publisher</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </schema:sponsor>
    <dct:issued rdf:datatype="http://www.w3.org/2001/XMLSchema#date">2020-02-29</dct:issued>
    <dct:language rdf:resource="http://publications.europa.eu/resource/authority/language/ENG"/>
    <owl:sameAs rdf:resource="https://zenodo.org/record/5594176"/>
    <adms:identifier>
      <adms:Identifier>
        <skos:notation rdf:datatype="http://www.w3.org/2001/XMLSchema#anyURI">https://zenodo.org/record/5594176</skos:notation>
        <adms:schemeAgency>url</adms:schemeAgency>
      </adms:Identifier>
    </adms:identifier>
    <dct:relation rdf:resource="http://issn.org/resource/ISSN/2249-8958"/>
    <owl:sameAs rdf:resource="https://doi.org/10.35940/ijeat.C6203.029320"/>
    <dct:description>&lt;p&gt;The development of processors with sundry suggestions have been made regarding a exactitude definition of RISC, but the prosaic concept is that such a computer has a small set of simple and prosaic instructions, instead of an outsized set of intricate and specialized instructions. This project proposes the planning of a high speed 64 bit RISC processor. The miens of this processor consume less power and it contrives on high speed. The processor comprises of sections namely Instruction Fetch section, Instruction Decode section, and Execution section. The ALU within the execution section comprises a double-precision floating-point multiplier designed during a corollary architecture thus improving the speed and veracity of the execution. All the sections are designed using Verilog coding. Monotonous instruction format, cognate prosaic-purpose registers, and pellucid addressing modes were the other miens. RISC exemplified as Reduced Instruction Set Computer. For designing high-performance processors, RISC is considered to be the footing. The RISC processor has a diminished number of Instructions, fixed instruction length, more prosaic-purpose register which are catalogued into the register file, load-store architecture and facilitate addressing modes which make diacritic instruction execute faster and achieve a net gain in performance. Thus the cardinal intent of this paper is to consummate the veridicality by devouring less power, area and with merest delay and it would be done by reinstating the floating-point ALU with single precision section by floating- point double precision section. Video processing, telecommunications and image processing were the high end applications used by architecture.&lt;/p&gt;</dct:description>
    <dct:accessRights rdf:resource="http://publications.europa.eu/resource/authority/access-right/PUBLIC"/>
    <dct:accessRights>
      <dct:RightsStatement rdf:about="info:eu-repo/semantics/openAccess">
        <rdfs:label>Open Access</rdfs:label>
      </dct:RightsStatement>
    </dct:accessRights>
    <dct:license rdf:resource="https://creativecommons.org/licenses/by/4.0/legalcode"/>
    <dcat:distribution>
      <dcat:Distribution>
        <dcat:accessURL rdf:resource="https://doi.org/10.35940/ijeat.C6203.029320"/>
        <dcat:byteSize>759871</dcat:byteSize>
        <dcat:downloadURL rdf:resource="https://zenodo.org/record/5594176/files/C6203029320.pdf"/>
        <dcat:mediaType>application/pdf</dcat:mediaType>
      </dcat:Distribution>
    </dcat:distribution>
  </rdf:Description>
</rdf:RDF>
28
13
views
downloads
Views 28
Downloads 13
Data volume 9.9 MB
Unique views 24
Unique downloads 13

Share

Cite as