Journal article Open Access

Enhancing the Performance of Multilevel Inverters using Modified SVPWM Techniques

Ch. Lokeshwar Reddy; G. Janardhan


DataCite XML Export

<?xml version='1.0' encoding='utf-8'?>
<resource xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://datacite.org/schema/kernel-4" xsi:schemaLocation="http://datacite.org/schema/kernel-4 http://schema.datacite.org/meta/kernel-4.1/metadata.xsd">
  <identifier identifierType="URL">https://zenodo.org/record/5593963</identifier>
  <creators>
    <creator>
      <creatorName>Ch. Lokeshwar Reddy</creatorName>
      <affiliation>Professor, Department of EEE, CVR College of Engineering, Hyderabad, India.</affiliation>
    </creator>
    <creator>
      <creatorName>G. Janardhan</creatorName>
      <affiliation>Assistant Professor, Department of EEE, CVR  College of Engineering, Hyderabad, India</affiliation>
    </creator>
  </creators>
  <titles>
    <title>Enhancing the Performance of Multilevel  Inverters using Modified SVPWM Techniques</title>
  </titles>
  <publisher>Zenodo</publisher>
  <publicationYear>2020</publicationYear>
  <subjects>
    <subject>Cascaded MLI, DCMLI, PDSVPWM, PODSVPWM.</subject>
    <subject subjectScheme="issn">2249-8958</subject>
    <subject subjectScheme="handle">B4402129219 /2020©BEIESP</subject>
  </subjects>
  <contributors>
    <contributor contributorType="Sponsor">
      <contributorName>Blue Eyes Intelligence Engineering  &amp; Sciences Publication(BEIESP)</contributorName>
      <affiliation>Publisher</affiliation>
    </contributor>
  </contributors>
  <dates>
    <date dateType="Issued">2020-02-29</date>
  </dates>
  <language>en</language>
  <resourceType resourceTypeGeneral="JournalArticle"/>
  <alternateIdentifiers>
    <alternateIdentifier alternateIdentifierType="url">https://zenodo.org/record/5593963</alternateIdentifier>
  </alternateIdentifiers>
  <relatedIdentifiers>
    <relatedIdentifier relatedIdentifierType="ISSN" relationType="IsCitedBy" resourceTypeGeneral="JournalArticle">2249-8958</relatedIdentifier>
    <relatedIdentifier relatedIdentifierType="DOI" relationType="IsIdenticalTo">10.35940/ijeat.B4402.029320</relatedIdentifier>
  </relatedIdentifiers>
  <rightsList>
    <rights rightsURI="https://creativecommons.org/licenses/by/4.0/legalcode">Creative Commons Attribution 4.0 International</rights>
    <rights rightsURI="info:eu-repo/semantics/openAccess">Open Access</rights>
  </rightsList>
  <descriptions>
    <description descriptionType="Abstract">&lt;p&gt;In this paper, two types seven-level multilevel inverters in three phase configuration, Cascaded H-bridge Multilevel Inverter (CMLI) and Diode Clamped Multilevel Inverter (DCMLI) are simulated and compared the results for three different carrier PWM techniques. Here, Carrier based Sinusoidal Pulse Width Modulation (SPWM), Third Harmonic Injected Pulse Width Modulation (THIPWM) and Modified Carrier-Based Space Vector Pulse Width Modulation (SVPWM) are used as modulation strategies. These modulation strategies include Phase Disposition technique (PD), Phase Opposition Disposition technique (POD), and Alternate Phase Opposition Disposition technique (APOD). In all the modulation strategies, triangular carrier and trapezoidal triangular carrier signals are compared with reference signal for generation of control pulses. The simulations have been carried out for seven-level CMLI and DCMLI using MATLAB/Simulink. The detailed analysis of results in terms of %THD and utilization of DC-link voltage has been presented in this paper. By increasing the performance of inverters the utilization of input energy is reduced, then the corresponding energy sources can be reduced.&lt;/p&gt;</description>
  </descriptions>
</resource>
37
11
views
downloads
Views 37
Downloads 11
Data volume 17.1 MB
Unique views 34
Unique downloads 11

Share

Cite as