Conference paper Open Access

Resource usage templates and signatures for COTS multicore processors

Fernandez, Gabriel; Jalle, Javier; Abella, Jaume; Quiñones, Eduardo; Vardanega, Tullio; Cazorla, Francisco J.

Upper bounding the execution time of tasks running on multicore processors is a hard challenge. This is especially so with commercial-off-the-shelf (COTS) hardware that conceals its internal operation. The main difficulty stems from the contention effects on access to hardware shared resources (e.g., buses) which cause task's timing behavior to depend on the load that co-runner tasks place on them. This dependence reduces time composability and constrains incremental verification. In this paper we introduce the concepts of resource-usage signatures and templates, to abstract the potential contention caused and incurred by tasks running on a multicore. We propose an approach that employs resource-usage signatures and templates to enable the analysis of individual tasks largely in isolation, with low integration costs, producing execution time estimates per task that are easily composable throughout the whole system integration process. We evaluate the proposal on a 4-core NGMP-like multicore architecture.

Files (374.9 kB)
Name Size
2015DAC-BSC.1.AuthorCopy.pdf
md5:8577f31d917d6d5fdb51578255bccf66
374.9 kB Download
  • A. Jung and P.-E. Crouzet. The h2rg infrared detector: introduction and results of data processing on different platforms. 2012.
  • Aeroflex Gaisler. LEON4-N2X Data Sheet and User's Manual, 2013.
  • Andreas Schranzhofer , Jian-Jia Chen , Lothar Thiele, Timing Analysis for TDMA Arbitration in Resource Sharing Systems, Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium, p.215-224, April 12-15, 2010 [doi>10.1109/RTAS.2010.24]
  • David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005 [doi>10.1145/1105734.1105748]
  • G. Fernandez et al. Contention in multicore hardware shared. resources: Understanding of the state of the art. In WCET Workshop, 2014.
  • G. Fernandez et al. Introduction to partial time composability for COTS multicores. In SAC, 2015.
  • G. Fernandez et al. Seeking time-composable partitions of tasks for COTS multicore processors. In ISORC, 2015.
  • Gabriel Fernandez , Javier Jalle , Jaume Abella , Eduardo Quiñones , Tullio Vardanega , Francisco J. Cazorla, Increasing confidence on measurement-based contention bounds for real-time round-robin buses, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California [doi>10.1145/2744769.2744858]
  • Hardik Shah , Andrew Coombes , Andreas Raabe , Kai Huang , Alois Knoll, Measurement based WCET Analysis for Multi-core Architectures, Proceedings of the 22nd International Conference on Real-Time Networks and Systems, October 08-10, 2014, Versaille, France [doi>10.1145/2659787.2659819]
  • J. Bin et al. Using monitors to predict co-running safety-critical har real-time benchmark behavior. In ICITES, 2014.
  • J. Nowotsch et al. Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In ECRTS, 2014.
  • J. Poovey. Characterization of the EEMBC Benchmark Suite. North Carolina State University, 2007.
  • Jan Nowotsch , Michael Paulitsch, Leveraging Multi-core Computing Architectures in Avionics, Proceedings of the 2012 Ninth European Dependable Computing Conference, p.132-143, May 08-11, 2012 [doi>10.1109/EDCC.2012.27]
  • K. Hyoseung et al. Bounding memory interference delay in COTS-based multi-core systems. In RTAS, 2014.
  • Kingston. KVR667D2S5/2G Datasheet, 2011.
  • M. Fernández et al. Assessing the suitability of the NGMP multi-core processor in the space domain. EMSOFT, 2012.
  • Marco Paolieri , Eduardo Quiñones , Francisco J. Cazorla , Guillem Bernat , Mateo Valero, Hardware support for WCET analysis of hard real-time multicore systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA [doi>10.1145/1555754.1555764]
  • NGMP Preliminary Datasheet Version 2.1, May 2013.
  • Petar Radojković , Sylvain Girbal , Arnaud Grasset , Eduardo Quiñones , Sami Yehia , Francisco J. Cazorla, On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-25, January 2012 [doi>10.1145/2086696.2086713]
  • RapiTime. www.rapitasystems.com.
  • Simon Schliecker , Mircea Negrean , Rolf Ernst, Bounding the shared resource load for the performance analysis of multiprocessor systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
  • Sudipta Chattopadhyay , Lee Kee Chong , Abhik Roychoudhury , Timon Kelter , Peter Marwedel , Heiko Falk, A Unified WCET analysis framework for multicore platforms, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.4s, p.1-29, July 2014 [doi>10.1145/2584654]
  • Thomas Lundqvist , Per Stenström, Timing Anomalies in Dynamically Scheduled Microprocessors, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.12, December 01-03, 1999
  • Timon Kelter , Heiko Falk , Peter Marwedel , Sudipta Chattopadhyay , Abhik Roychoudhury, Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds, Proceedings of the 2011 23rd Euromicro Conference on Real-Time Systems, p.3-12, July 05-08, 2011 [doi>10.1109/ECRTS.2011.9]
28
6
views
downloads
All versions This version
Views 2828
Downloads 66
Data volume 2.2 MB2.2 MB
Unique views 2828
Unique downloads 55

Share

Cite as