Conference paper Open Access

Iterating Von Neumann’s Post-Processing under Hardware Constraints

Rozic, Vladimir; Yang, Bohan; Dehaene, Wim; Verbauwhede, Ingrid

In this paper we present a design methodology and hardware implementations of lightweight post-processing modules for debiasing random bit sequences. This work is based on the iterated Von Neumann procedure (IVN). We present a method to maximize the efficiency of IVN for applications with area and throughput constraints. The resulting hardware modules can be applied for post-processing raw numbers in random number generators.
 

H2020 644052 / HECTOR
Files (246.8 kB)
Name Size
HECTOR-Iterating-Neumanns-post-processing-2016.pdf
md5:fd01ea83096ee8308b731538a760eaeb
246.8 kB Download
10
4
views
downloads
All versions This version
Views 1010
Downloads 44
Data volume 987.3 kB987.3 kB
Unique views 1010
Unique downloads 44

Share

Cite as