

EVALUATION OF NEW GENERATION RAD-HARD MANY-CORE ARCHITECTURE FOR SATELLITE PAYLOAD APPLICATIONS

PATRICIA LOPEZ CUEVA AND KEVIN EYSSARTIER ESA WORKSHOP OBDP'21

 Date:
 15/06/2021

 ///
 Ref:
 0005-0013800698

 Template:
 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2021 Thales Alenia Space All right reserved



CONTEXT



/// CNES study to evaluate RC64 platform for complex satellite payload applications

- Payload Application : standard CCSDS 123.0-b-2, latest multi/hyper spectral image compressor from CCSDS
 - C sequential reference implementation performed by Universidad Autonoma de Barcelona
- / Collaboration between Thales Alenia Space and Thales Research and Technology in France
- Activities
- Parallelisation study of CCSDS standard
- Implementation of a parallel version of the input algorithm on the RC64
- Optimisation study







 Date:
 15/06/2021

 /// 2
 Ref:
 0005-0013800698

 Template:
 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2021 Thales Alenia Space Al right reserved

RC64 ARCHITECTURE

/// 64 DSP CEVA-X1643 cores

- 8KB Data Tightly Coupled Memory (DTCM)
- 8KB Data Cache & 8KB Instruction Cache
- /// 4MBytes shared memory
- /// Hardware Scheduler
- /// Fast NoC between cores and shared memory
- /// All I/O through DMA
- DDR, SpaceWire (SpW), SpaceFiber (SpFi), Parallel
- /// Task-Oriented Programming Model
- Task dependency graph
- Sequential task codes





Date: 15/06/2021 Ref: 0005-0013800698 Template: 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space © 2021 Thales Alenia Space All right reserved

CCSDS 123 ARCHITECTURE

/// CCSDS 123.0-B-2 Low-complexity lossless and near-lossless multispectral and hyperspectral image compression standard is a data compressor for spatial imagers

- I Input : three dimensional images
- / Output : encoded bitstream from which the input can be exactly or approximately (quantizer) reconstructed
- / Exploits inter-band correlation and ensures a quality level with a variable bitrate



PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2021 Thales Alenia Space Al right reserved



PARALLELISATION STUDY

- /// Spatial and Spectral dependencies
- I Predicted sample $\delta_z(t)$ needs sample representatives of neighbours of the current band and of the *P* previous bands.
- / Pixels in a band need to be computed in order
- I Bands need to be computed in order

/// Memory usage

- Intermediate values need to be stored: sample representatives, weights and local differences
- Each thread will need its intermediate values, parallelisation has a huge impact on memory consumption



PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2021 Thales Alenia Space All right reserved



BENCHMARKING

/// Synchronisation times

- I Threads synchronisation needed between lines and bands
- I Three types of task synchronisation
 - Software event: direct API called to trig an event
 - Regular task termination: trigged by the end of a task
 - Duplicable task termination: trigged when all the duplicated tasks return

/// DDR bandwidth

I Highly dependent on the buffer size : overhead is considerable

227 clock cycles
189 clock cycles
462 clock cycles

Buffer size	4kB	B 16kB 128kB		256kB	
Тх	89 MB/s	284 MB/s	955 MB/s	1157 MB/s	
Rx	84 MB/s	287 MB/s	957 MB/s	1151 MB/s	

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2021 Thales Alenia Space Al right reserved



CCSDS 123 IMPLEMENTATION ON RC64

///Evaluation setup

Host PC connected via SpaceWire and JTAG to RC64RC64 installed on a VPX rack

///Limitations of current implementation

- I Only wide sum mode
- I Only sample adaptive coder
- I Only sequential order mode





 Date:
 15/06/2021

 /// 7
 Ref:
 0005-0013800698

 Template:
 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2021 Thales Alenia Space All right reserved

CCSDS 123 IMPLEMENTATION ON RC64

/// Files transmitted between host and RC64 DDR via SpaceWire (SpW)

- /// In each step, only lines that can be processed, i.e. all dependencies are available, are copied from DDR to shared memory (DMA request)
- /// Prediction and encoding of samples is parallelised as much as possible (limited by number of bands)
- /// DMA requests to store encoded bands in parallel of sample treatment
- III Encoded band size is unknown when written in DDR, i.e. unnecessary padding needs to be removed to obtain compressed image file





 Date:
 15/06/2021

 /// 8
 Ref:
 0005-0013800698

 Template:
 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2021 Thales Alenia Space All right reserved

OPTIMISATIONS (NOT ALL IMPLEMENTED)

/// Input double buffering

- I Loading of lines can be done in parallel to treatment
- Drawback : higher memory usage

/// Modification of data width

- *Current implementation considers the maximum range of resolution of predictor internal registers, i.e.* 64.
- Optimisation proposed to lower precision to 16bits
- Benchmarking results show a substantial improvement on performance
- Reduced memory footprint

/// Partial line loading

- Parallelisation on spectral bands => limitation on number of cores when images have low band number
- Partial line loading would increase parallelism...
- I ... but increases data dependency between the tasks: how to solve it?
- 1. Reduced prediction mode and column oriented local sums
- 2. Share previous results => increases amount of shared data and complexity

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2021 Thales Alenia Space All right reserved



RESULTS ON THE AIRS SAMPLES

III Image size

 $N_x = 90, N_y = 135, N_z = 1501$

- *III Parameter P: number of previous bands used* for encoding
- *P*=15 almost doubles the prediction time compared to P=0
- /// DDR bandwidth is significant only in the 32 and 63 threads configurations.
- /// Prediction and encoding step has a speedup proportional with the number of threads
- I Threads do not interfere with each other

Thread nb	2	4	8	16	32	63
Speedup of parallel section	2.0	4.0	7.9	16	31	58

Speedup of parallel CCSDS on AIRS data for different number of threads and different P configurations



THALES ALENIA SPACE INTERNAL



Date: 15/06/2021 /// 10 Ref: 0005-0013800698 Template: 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space © 2021 Thales Alenia Space All right reserved

RESULTS ON THE PLEIADES SAMPLES

/// Image size

 $I_{X} = 296, N_{y} = 2448, N_{z} = 4$

- /// Simulated PLEIADES XS samples are too large
 to be tested with P>0
- /// PLEIADES has only four bands. Our implementation limits the parallelisation to the number of bands.
- /// Linear speedup, as with AIRS sample.
- /// Higher P and better parallelisation could be achieve by splitting input lines. This reduces memory usage and split the compute load.

4.0 3.5 3.0 2.5 Speedup 2.0 1.5 1.0 0.5 0.0 2 Number of threads

Speedup of parallel CCSDS on Pleaides XS data for different number of threads

 Date:
 15/06/2021

 ///
 11
 Ref:
 0005-0013800698

 Template:
 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @2021 Thales Alenia Space Al right reserved



RC64 EVALUATION







Speedup achieved quickly





High bandwidth I/Os

Improvements needed

- Documentation
- Execution traces
- DDR : access from JTAG and direct transfers with I/O



 Date:
 15/06/2021

 /// 12
 Ref:
 0005-0013800698

 Template:
 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2021 Thales Alenia Space All right reserved

CONCLUSIONS

///RC64 Platform

- Relevant mainly for parallel algorithms
- Announced computing high performance verified
- I DDR performance verified
- I User experience improvements needed

///CCSDS 123.0-b-2 Standard

- Very flexible and configurable standard
- I But difficult to parallelise due to the high dependency between data
- I Specialisation (fixed value of certain parameters) for a given mission allows a more efficient implementation both on operations per cycle and on memory usage

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. © 2021 Thales Alenia Space All right reserved



FUTURE WORK

///Only computing/bandwidth performance evaluated

///More evaluations needed to fully assess RC64 integration into a system

- Power consumption in all configurations
- SpaceWire and SpaceFibre performance
- SpaceWire used on this study but not evaluated
- "Fair" comparison with rad-hard computer
- E.g. HPDP
- I "Fair" comparison with HW implementation
- E.g. NG-ULTRA

Date: 15/06/2021 Ref: 0005-0013800698 Template: 83230347-DOC-TAS-EN-010

/// 14

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2021 Thales Alenia Space All right reserved





Contact Us

patricia.lopezcueva@thalesaleniaspace.com

kevin.eyssartier@thalesgroup.com

mickael.bruno@cnes.fr

 Date:
 15/06/2021

 ///
 15
 Ref:
 0005-0013800698

 Template:
 83230347-DOC-TAS-EN-010

PROPRIETARY INFORMATION

This document is not to be reproduced, modified, adapted, published, translated in any material form in whole or in part nor disclosed to any third party without the prior written permission of Thales Alenia Space. @ 2021 Thales Alenia Space All right reserved

