Journal article Open Access

A 506 Gbit/s Polar Successive Cancellation List Decoder with CRC

Kestel, C.; Johannsen, L.; Griebel, O.; Jimenez, J.; Vogt, T.; Lehnigk-Emden, T.; Wehn, N.


DataCite XML Export

<?xml version='1.0' encoding='utf-8'?>
<resource xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://datacite.org/schema/kernel-4" xsi:schemaLocation="http://datacite.org/schema/kernel-4 http://schema.datacite.org/meta/kernel-4.1/metadata.xsd">
  <identifier identifierType="DOI">10.5281/zenodo.4032422</identifier>
  <creators>
    <creator>
      <creatorName>Kestel, C.</creatorName>
      <givenName>C.</givenName>
      <familyName>Kestel</familyName>
      <affiliation>University of Kaiserslautern</affiliation>
    </creator>
    <creator>
      <creatorName>Johannsen, L.</creatorName>
      <givenName>L.</givenName>
      <familyName>Johannsen</familyName>
      <affiliation>Koblenz University of Applied Sciences</affiliation>
    </creator>
    <creator>
      <creatorName>Griebel, O.</creatorName>
      <givenName>O.</givenName>
      <familyName>Griebel</familyName>
      <affiliation>University of Kaiserslautern</affiliation>
    </creator>
    <creator>
      <creatorName>Jimenez, J.</creatorName>
      <givenName>J.</givenName>
      <familyName>Jimenez</familyName>
      <affiliation>Creonic GmbH</affiliation>
    </creator>
    <creator>
      <creatorName>Vogt, T.</creatorName>
      <givenName>T.</givenName>
      <familyName>Vogt</familyName>
      <affiliation>Koblenz University of Applied Sciences</affiliation>
    </creator>
    <creator>
      <creatorName>Lehnigk-Emden, T.</creatorName>
      <givenName>T.</givenName>
      <familyName>Lehnigk-Emden</familyName>
      <affiliation>Creonic GmbH</affiliation>
    </creator>
    <creator>
      <creatorName>Wehn, N.</creatorName>
      <givenName>N.</givenName>
      <familyName>Wehn</familyName>
      <affiliation>University of Kaiserslautern</affiliation>
    </creator>
  </creators>
  <titles>
    <title>A 506 Gbit/s Polar Successive Cancellation List Decoder with CRC</title>
  </titles>
  <publisher>Zenodo</publisher>
  <publicationYear>2020</publicationYear>
  <subjects>
    <subject>Polar Code</subject>
    <subject>Polar Decoder</subject>
    <subject>High Throughput</subject>
    <subject>28nm</subject>
    <subject>List Decoding</subject>
    <subject>Advanced Sorting</subject>
    <subject>Beyond 5G</subject>
    <subject>CRC</subject>
  </subjects>
  <dates>
    <date dateType="Issued">2020-09-16</date>
  </dates>
  <language>en</language>
  <resourceType resourceTypeGeneral="JournalArticle"/>
  <alternateIdentifiers>
    <alternateIdentifier alternateIdentifierType="url">https://zenodo.org/record/4032422</alternateIdentifier>
  </alternateIdentifiers>
  <relatedIdentifiers>
    <relatedIdentifier relatedIdentifierType="DOI" relationType="IsVersionOf">10.5281/zenodo.4032421</relatedIdentifier>
    <relatedIdentifier relatedIdentifierType="URL" relationType="IsPartOf">https://zenodo.org/communities/epic_h2020</relatedIdentifier>
  </relatedIdentifiers>
  <rightsList>
    <rights rightsURI="https://creativecommons.org/licenses/by/4.0/legalcode">Creative Commons Attribution 4.0 International</rights>
    <rights rightsURI="info:eu-repo/semantics/openAccess">Open Access</rights>
  </rightsList>
  <descriptions>
    <description descriptionType="Abstract">&lt;p&gt;Polar codes have recently attracted significant attention due to their excellent error-correction capabilities. However, efficient decoding of Polar codes for high throughput is very challenging. Beyond 5G, data rates towards 1 Tbit/s are expected. Low complexity decoding algorithms like Successive Cancellation (SC) decoding enable such high throughput but suffer on errorcorrection performance. Polar Successive Cancellation List (SCL) decoders, with and without Cyclic Redundancy Check (CRC), exhibit a much better error-correction but imply higher implementation cost. In this paper we in-depth investigate and quantify various trade-offs of these decoding algorithms with respect to error-correction capability and implementation costs in terms of area, throughput and energy efficiency in a 28nm CMOS FD-SOI technology. We present a framework that automatically generates decoder architectures for throughputs beyond 100 Gbit/s. This framework includes various architectural optimizations for SCL decoders that go beyond State-of-the-Art. We demonstrate a 506 Gbit/s SCL decoder with CRC that was generated by this framework.&lt;/p&gt;</description>
  </descriptions>
  <fundingReferences>
    <fundingReference>
      <funderName>European Commission</funderName>
      <funderIdentifier funderIdentifierType="Crossref Funder ID">10.13039/100010661</funderIdentifier>
      <awardNumber awardURI="info:eu-repo/grantAgreement/EC/H2020/760150/">760150</awardNumber>
      <awardTitle>Enabling Practical Wireless Tb/s Communications with Next Generation Channel Coding</awardTitle>
    </fundingReference>
  </fundingReferences>
</resource>
172
334
views
downloads
All versions This version
Views 172172
Downloads 334334
Data volume 221.4 MB221.4 MB
Unique views 159159
Unique downloads 303303

Share

Cite as