Conference paper Open Access

Advanced Hardware Architectures for Turbo Code Decoding Beyond 100 Gb/s

Weithoffer, S.; Griebel, O.; Klaimi, R.; Nour, C.; Wehn, N.


DCAT Export

<?xml version='1.0' encoding='utf-8'?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:adms="http://www.w3.org/ns/adms#" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:dct="http://purl.org/dc/terms/" xmlns:dctype="http://purl.org/dc/dcmitype/" xmlns:dcat="http://www.w3.org/ns/dcat#" xmlns:duv="http://www.w3.org/ns/duv#" xmlns:foaf="http://xmlns.com/foaf/0.1/" xmlns:frapo="http://purl.org/cerif/frapo/" xmlns:geo="http://www.w3.org/2003/01/geo/wgs84_pos#" xmlns:gsp="http://www.opengis.net/ont/geosparql#" xmlns:locn="http://www.w3.org/ns/locn#" xmlns:org="http://www.w3.org/ns/org#" xmlns:owl="http://www.w3.org/2002/07/owl#" xmlns:prov="http://www.w3.org/ns/prov#" xmlns:rdfs="http://www.w3.org/2000/01/rdf-schema#" xmlns:schema="http://schema.org/" xmlns:skos="http://www.w3.org/2004/02/skos/core#" xmlns:vcard="http://www.w3.org/2006/vcard/ns#" xmlns:wdrs="http://www.w3.org/2007/05/powder-s#">
  <rdf:Description rdf:about="https://zenodo.org/record/3971793">
    <rdf:type rdf:resource="http://www.w3.org/ns/dcat#Dataset"/>
    <dct:type rdf:resource="http://purl.org/dc/dcmitype/Text"/>
    <dct:identifier rdf:datatype="http://www.w3.org/2001/XMLSchema#anyURI">https://zenodo.org/record/3971793</dct:identifier>
    <foaf:page rdf:resource="https://zenodo.org/record/3971793"/>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Weithoffer, S.</foaf:name>
        <foaf:givenName>S.</foaf:givenName>
        <foaf:familyName>Weithoffer</foaf:familyName>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>IMT Atlantique</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Griebel, O.</foaf:name>
        <foaf:givenName>O.</foaf:givenName>
        <foaf:familyName>Griebel</foaf:familyName>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>Technische Universitat Kaiserslautern</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Klaimi, R.</foaf:name>
        <foaf:givenName>R.</foaf:givenName>
        <foaf:familyName>Klaimi</foaf:familyName>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>IMT Atlantique</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Nour, C.</foaf:name>
        <foaf:givenName>C.</foaf:givenName>
        <foaf:familyName>Nour</foaf:familyName>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>IMT Atlantique</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:creator>
      <rdf:Description>
        <rdf:type rdf:resource="http://xmlns.com/foaf/0.1/Agent"/>
        <foaf:name>Wehn, N.</foaf:name>
        <foaf:givenName>N.</foaf:givenName>
        <foaf:familyName>Wehn</foaf:familyName>
        <org:memberOf>
          <foaf:Organization>
            <foaf:name>Technische Universitat Kaiserslautern</foaf:name>
          </foaf:Organization>
        </org:memberOf>
      </rdf:Description>
    </dct:creator>
    <dct:title>Advanced Hardware Architectures for Turbo Code Decoding Beyond 100 Gb/s</dct:title>
    <dct:publisher>
      <foaf:Agent>
        <foaf:name>Zenodo</foaf:name>
      </foaf:Agent>
    </dct:publisher>
    <dct:issued rdf:datatype="http://www.w3.org/2001/XMLSchema#gYear">2020</dct:issued>
    <dcat:keyword>Forward Error Correction</dcat:keyword>
    <dcat:keyword>Turbo decoder</dcat:keyword>
    <dcat:keyword>Fully Parallel</dcat:keyword>
    <dcat:keyword>High-throughput</dcat:keyword>
    <frapo:isFundedBy rdf:resource="info:eu-repo/grantAgreement/EC/H2020/760150/"/>
    <schema:funder>
      <foaf:Organization>
        <dct:identifier rdf:datatype="http://www.w3.org/2001/XMLSchema#string">10.13039/501100000780</dct:identifier>
        <foaf:name>European Commission</foaf:name>
      </foaf:Organization>
    </schema:funder>
    <dct:issued rdf:datatype="http://www.w3.org/2001/XMLSchema#date">2020-08-04</dct:issued>
    <dct:language rdf:resource="http://publications.europa.eu/resource/authority/language/ENG"/>
    <owl:sameAs rdf:resource="https://zenodo.org/record/3971793"/>
    <adms:identifier>
      <adms:Identifier>
        <skos:notation rdf:datatype="http://www.w3.org/2001/XMLSchema#anyURI">https://zenodo.org/record/3971793</skos:notation>
        <adms:schemeAgency>url</adms:schemeAgency>
      </adms:Identifier>
    </adms:identifier>
    <owl:sameAs rdf:resource="https://doi.org/10.1109/WCNC45663.2020.9120779"/>
    <dct:isPartOf rdf:resource="https://zenodo.org/communities/epic_h2020"/>
    <dct:description>&lt;p&gt;In this paper, we present two new hardware architectures for Turbo Code decoding that combine functional, spatial and iteration parallelism. Our first architecture is the first fully pipelined iteration unrolled architecture that supports multiple frame sizes. This frame flexibility is achieved by providing a set of interleavers designed to achieve a hardware implementation with a reduced routing overhead. The second architecture efficiently utilizes the dynamics of the error rate distribution for different decoding iterations and is comprised of two stages. First, a fully pipelined iteration unrolled decoder stage applied for a pre-determined number of iterations and a second stage with an iterative afterburner-decoder activated only for frames not successfully decoded by the first stage. We give post place &amp;amp; route results for implementations of both architectures for a maximum frame size of K = 128 and demonstrate a throughput of 102:4 Gb/s in 28 nm FDSOI technology.With an area efficiency of 6:19 and 7:15 Gb/s/mm2 our implementations clearly outperform state of the art.&lt;/p&gt;</dct:description>
    <dct:accessRights rdf:resource="http://publications.europa.eu/resource/authority/access-right/PUBLIC"/>
    <dct:accessRights>
      <dct:RightsStatement rdf:about="info:eu-repo/semantics/openAccess">
        <rdfs:label>Open Access</rdfs:label>
      </dct:RightsStatement>
    </dct:accessRights>
    <dcat:distribution>
      <dcat:Distribution>
        <dct:license rdf:resource="https://creativecommons.org/licenses/by/4.0/legalcode"/>
        <dcat:accessURL rdf:resource="https://zenodo.org/record/3971793"/>
      </dcat:Distribution>
    </dcat:distribution>
    <dcat:distribution>
      <dcat:Distribution>
        <dcat:accessURL>https://doi.org/10.1109/WCNC45663.2020.9120779</dcat:accessURL>
        <dcat:byteSize>7098857</dcat:byteSize>
        <dcat:downloadURL>https://zenodo.org/record/3971793/files/Advanced_HW_Archi_for_TC_decoding_beyond100Gbps.pdf</dcat:downloadURL>
        <dcat:mediaType>application/pdf</dcat:mediaType>
      </dcat:Distribution>
    </dcat:distribution>
  </rdf:Description>
  <foaf:Project rdf:about="info:eu-repo/grantAgreement/EC/H2020/760150/">
    <dct:identifier rdf:datatype="http://www.w3.org/2001/XMLSchema#string">760150</dct:identifier>
    <dct:title>Enabling Practical Wireless Tb/s Communications with Next Generation Channel Coding</dct:title>
    <frapo:isAwardedBy>
      <foaf:Organization>
        <dct:identifier rdf:datatype="http://www.w3.org/2001/XMLSchema#string">10.13039/501100000780</dct:identifier>
        <foaf:name>European Commission</foaf:name>
      </foaf:Organization>
    </frapo:isAwardedBy>
  </foaf:Project>
</rdf:RDF>
41
36
views
downloads
Views 41
Downloads 36
Data volume 255.6 MB
Unique views 38
Unique downloads 34

Share

Cite as