Conference paper Open Access

# FULLY PIPELINED ITERATION UNROLLED DECODERS - THE ROAD TO TB/S TURBO DECODING

Weithoffer, S.; Klaimi, R.; Nour, C.; Wehn, N.; Douillard, C.

### Dublin Core Export

<?xml version='1.0' encoding='utf-8'?>
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:creator>Weithoffer, S.</dc:creator>
<dc:creator>Klaimi, R.</dc:creator>
<dc:creator>Nour, C.</dc:creator>
<dc:creator>Wehn, N.</dc:creator>
<dc:creator>Douillard, C.</dc:creator>
<dc:date>2020-08-04</dc:date>
<dc:description>Turbo codes are a well-known code class used for example in the LTE mobile communications standard. They provide built-in rate flexibility and a low-complexity and fast encoding. However, the serial nature of their decoding algorithm makes high-throughput hardware implementations difficult. In this paper, we present recent findings on the implementation of ultra-high throughput Turbo decoders. We illustrate how functional parallelization at the iteration level can achieve a throughput of several hundred Gb/s in 28 nm technology. Our results show that, by spatially parallelizing the half-iteration stages of fully pipelined iteration unrolled decoders into X-windows of size 32, an area reduction of 40% can be achieved. We further evaluate the area savings through further reduction of the X-window size. Lastly, we show how the area complexity and the throughput of the fully pipelined iteration unrolled architecture scale to larger frame sizes. We consider the same target bit error rate performance for all frame sizes and highlight the direct correlation to area consumption.</dc:description>
<dc:identifier>https://zenodo.org/record/3971713</dc:identifier>
<dc:identifier>10.5281/zenodo.3971713</dc:identifier>
<dc:identifier>oai:zenodo.org:3971713</dc:identifier>
<dc:language>eng</dc:language>
<dc:relation>info:eu-repo/grantAgreement/EC/H2020/760150/</dc:relation>
<dc:relation>doi:10.5281/zenodo.3971712</dc:relation>
<dc:relation>url:https://zenodo.org/communities/epic_h2020</dc:relation>
<dc:rights>info:eu-repo/semantics/openAccess</dc:rights>
<dc:subject>Beyond 5G</dc:subject>
<dc:subject>Turbo Decoding</dc:subject>
<dc:subject>High-Throughput</dc:subject>
<dc:subject>Hardware Architecture</dc:subject>
<dc:title>FULLY PIPELINED ITERATION UNROLLED DECODERS - THE ROAD TO TB/S TURBO DECODING</dc:title>
<dc:type>info:eu-repo/semantics/conferencePaper</dc:type>
<dc:type>publication-conferencepaper</dc:type>
</oai_dc:dc>

10
7
views