

Design of 1 ϕ 63 Level Inverter Using 9 Switches for Harmonics Mitigation

P.I.D.T. Baladuraikannan, D. Pandiaraj, B.M. Kesavi, S. Monikka*
Sri Vidya College of Engineering & Technology, Virudhunagar, Tamilnadu, India

**Corresponding Author*

E-Mail Id: bdkthiyagarajan@gmail.com

ABSTRACT

This project proposes a 1 ϕ 63 level inverter with 9 switches only, with a novel pulse width-modulated (PWM) control scheme. In this 63 Level inverter output voltage level increasing by using nine numbers of switches driven by the switch ON/OFF modulation techniques. The inverter is capable of producing sixty three levels of output-voltage (During half positive cycle voltage increase from 0V to +Vdc & decreases to 0V. During negative half cycle voltage decreases from 0V to -Vdc & increases to 0V) from the dc supply voltage. This topology reduces the THD with less number of switches. The H bridge circuit with multiplier cell produces the sixty three level output voltage waveform. The proposed system was verified through MATLAB simulation and the hardware is implemented by using DSPIC30F2010 controller.

Keywords: *63 level inverter, pulse width modulated control, total harmonic distortion*

INTRODUCTION

Large inverters have traditionally satisfied the ever-increasing demand of high power industrial applications, which currently extends from the tens to hundreds of megawatts. Some examples of this fact are the medium voltage range (2.3 to 13.8 KV) AC motor drives. Nowadays, it is problematic to connect only one power semiconductor switch directly to the grid due to the high voltage range. In order to solve this difficulty, a new type linking them directly to the grid by connecting single devices among multiple DC levels. Multilevel Converters are found in many applications; industrial motor drives, of power converter have been introduced as a solution in high power applications. Multilevel Converters use high speed switching components, avoiding the problem of utility interfaces for renewable energy systems (Photovoltaic, wind energy and fuel cells), flexible AC transmission systems (FACTS), high voltage direct

current transmission (HVDC), and traction drives systems.[6-9]

A nine level inverter generates a 9voltage levels in the output with only ten power switches, one auxiliary capacitor (CA) and two input DC capacitors (C1, C2). It has joint features of diode-clamped, flying capacitor and coupled inductor based MLIs.[5,11] The H9LI has a single DC source at the input which is divided into two halves with the support of C1 and C2. The three-level neutral point clamped voltages are divided into five voltage levels by using auxiliary capacitor, CA which is regulated at a voltage of VDC 4. A coupled inductor is incorporated in the H9LI, whose two ends experience five voltage levels ($\pm 4VDC/8$, $\pm 2VDC/8$ and 0) and three voltage levels ($\pm 4VDC/8$ and 0) respectively due to which the H9LI generates nine different voltage levels at the midpoint "c" of the coupled inductor as listed in Table I. The nine voltage levels produced by H9LI are $\pm 4VDC/8$, \pm

3VDC/8, $\pm 2VDC/8$, $\pm VDC/8$ and 0 as shown in Figure 2. Each switch used in H9LI is a combination of a fully controlled

switch and an antiparallel diode, which allows the current to freewheel through the switches.[10,11]




Fig.1: 1- ϕ H9LI Topology.

The disadvantages in the conventional system is as follows,

1. High THD.
2. Switching losses high.
3. Input capacitors induces voltage stability problem.




Fig. 2: Proposed 63 Level Inverter with 9 Switches.

63 LEVEL INVERTER

The proposed single-phase sixty three-level inverter is developed from the existing system. It comprises a Single

phase conventional H-bridge inverter, nine switches, and five voltage sources. The switching devices used here is MOSFET. [1-3]




Fig. 3: Block Diagram of Proposed 63 Level Inverter with 9 Switches.

The proposed inverter's operation can be divided into sixty three switching states; the required sixty three levels of output voltage were generated as follows.

- Maximum positive output (V_{dc}): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input
- 31/31 Positive output ($31V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S1, S2, S3, S4, S5$ are ON. The voltage applied to the load terminals is $31V_{dc}/31$.
- 30/31 positive output ($30V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S2, S3, S4, S5$ are ON the voltage applied to the load terminals is $30V_{dc}/31$.
- 29/31 Positive output ($29V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON,
- 28/31 Positive output ($28V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S3, S4, S5$ are ON. The voltage applied to the load terminals is $28V_{dc}/31$.
- 27/31 Positive output ($27V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply The switches $S5, S4, S2, S1$ are ON. The voltage applied to the load terminals is $27V_{dc}/31$.
- 26/31 Positive output ($26V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S2, S4, S5$ are ON. The voltage applied to the load terminals is $26V_{dc}/31$.
- 25/31 Positive output ($25V_{dc}/31$): $H1$

- is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S1, S4, S5$ are ON. The voltage applied to the load terminals is $25V_{dc}/31$.
- 24/31 Positive output ($24V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S4, S5$ are ON. The voltage applied to the load terminals is $24V_{dc}/31$.
 - 23/31 Positive output ($23V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S5, S3, S2, S1$ are ON. The voltage applied to the load terminals is $23V_{dc}/31$.
 - 22/31 Positive output ($22V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S5, S3, S2$ are ON. The voltage applied to the load terminals is $22V_{dc}/31$.
 - 21/31 Positive output ($21V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S5, S3, S1$ are ON. The voltage applied to the load terminals is $21V_{dc}/31$.
 - 20/31 Positive output ($20V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S5, S3$ are ON. The voltage applied to the load terminals is $20V_{dc}/31$.
 - 19/31 Positive output ($19V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S5, S2, S1$ are ON. The voltage applied to the load terminals is $19V_{dc}/31$.
 - 18/31 Positive output ($18V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S5, S2$ are ON. The voltage applied to the load terminals is $18V_{dc}/31$.
 - 17/31 Positive output ($17V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S5, S1$ are ON. The voltage applied to the load terminals is $17V_{dc}/31$.
 - 16/31 Positive output ($16V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S5$ only ON. The voltage applied to the load terminals is $16V_{dc}/31$.
 - 15/31 Positive output ($15V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S1, S2, S3, S4$ are ON. The voltage applied to the load terminals is $15V_{dc}/31$.
 - 14/31 Positive output ($14V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S2, S3, S4$ are ON. The voltage applied to the load terminals is $14V_{dc}/31$.
 - 13/31 Positive output ($13V_{dc}/31$): $H1$ is ON, connecting the load positive terminal to V_{dc} , and $H2$ is ON, connecting the load negative terminal of input supply. The switches $S1, S3, S4$ are ON. The voltage applied to the load terminals is $13V_{dc}/31$.

- 12/31 Positive output (12Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The voltage applied to the load terminals is 12Vdc/31.
- 11/31 Positive output (11Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S1*, *S2*, *S4* are ON. The voltage applied to the load terminals is 11Vdc/31.
- 10/31 Positive output (10Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S4*, *S2* are ON. The voltage applied to the load terminals is 10Vdc/31.
- 9/31 Positive output (9Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S4*, *S1* are ON. The voltage applied to the load terminals is 9Vdc/31.
- 8/31 Positive output (8Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S4* only ON. The voltage applied to the load terminals is 8Vdc/31.
- 7/31 Positive output (7Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S1*, *S2*, *S3* are ON. The voltage applied to the load terminals is 7Vdc/31.
- 6/31 Positive output (6Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S2*, *S3* are ON. The voltage applied to the load terminals is 6Vdc/31.
- 5/31 Positive output (5Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S1*, *S3* are ON. The voltage applied to the load terminals is 5Vdc/31.
- 4/31 Positive output (4Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S3* only ON. The voltage applied to the load terminals is 4Vdc/31.
- 3/31 Positive output (3Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S1*, *S2* are ON. The voltage applied to the load terminals is 3Vdc/31.
- 2/31 Positive output (2Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S2* are ON. The voltage applied to the load terminals is 2Vdc/31.
- 1/31 Positive output (1Vdc/31): *H1* is ON, connecting the load positive terminal to *Vdc*, and *H2* is ON, connecting the load negative terminal of input supply. The switches *S1* only ON. The voltage applied to the load terminals is 1Vdc/31.
- Zero output: All the switches *S1*, *S2*, *S3*, *H1*, *H2*, *H3*, and *H4* are in OFF position.

Table.1: Positive Cycle Modes of Operation.

MODES OF OPERATION (POSITIVE LEVEL)

MODES	SWITCHING SEQUENCE								H1	H2	H3	H4	CURRENT PATH	OUTPUT VOLTAGE
	S5	S4	S3	S2	S1									
1	0	0	0	0	1	ON	ON	OFF	OFF	DC1(+)-D3-D4-H1-LOAD-H2-S1-DC1(-)	6			
2	0	0	0	1	0	ON	ON	OFF	OFF	DC1(+)-D3-D4-D5-H1-LOAD-H2-S1-DC2(-)	12			
3	0	0	0	1	1	ON	ON	OFF	OFF	DC2(+)-D3-D4-D5-H1-LOAD-H2-S1-DC1(-)-S2-DC2(-)	18			
4	0	0	1	0	0	ON	ON	OFF	OFF	DC3(+)-D4-D5-H1-LOAD-H2-S1-DC1(-)-DC1-S2-DC3-DC3(-)	24			
5	0	0	1	0	1	ON	ON	OFF	OFF	DC3(+)-D4-D5-H1-LOAD-H2-S1-DC1(-)-D1-S2-DC3(-)	30			
6	0	0	1	1	0	ON	ON	OFF	OFF	DC3(+)-D4-D5-H1-LOAD-H2-D1-S2-DC2-S3-DC3(-)	36			
7	0	0	1	1	1	ON	ON	OFF	OFF	DC3(+)-D4-D5-H1-LOAD-H2-S1-DC1-S2-DC2-S3-DC3(-)	42			
8	0	1	0	0	0	ON	ON	OFF	OFF	DC4(+)-D4-D5-H1-LOAD-H2-D1-D2-D3-DC4(-)	48			
9	0	1	0	0	1	ON	ON	OFF	OFF	DC4(+)-D5-H1-LOAD-H2-S1-DC1-D2-D3-DC4(-)	54			
10	0	1	0	1	0	ON	ON	OFF	OFF	DC4(+)-D5-H1-LOAD-H2-D1-S1-DC2-D3-DC4(-)	60			
11	0	1	0	1	1	ON	ON	OFF	OFF	DC4(+)-D5-H1-LOAD-H2-S1-DC1-S2-DC1-D3-DC4(-)	66			
12	0	1	1	0	0	ON	ON	OFF	OFF	DC4(+)-D5-H1-LOAD-H2-D1-D2-S3-DC3-DC4(-)	72			
13	0	1	1	0	1	ON	ON	OFF	OFF	DC4(+)-D5-H1-LOAD-H2-S1-DC1-D2-S3-DC3-S4-DC4(-)	78			
14	0	1	1	1	0	ON	ON	OFF	OFF	DC4(+)-D5-H1-LOAD-H2-D1-S2-DC2-S3-DC3-S4-DC4(-)	84			
15	0	1	1	1	1	ON	ON	OFF	OFF	DC4(+)-D5-H1-LOAD-H2-S1-DC1-S2-DC2-S3-DC3-S4-DC4(-)	90			
16	1	0	0	0	0	ON	ON	OFF	OFF	DC(+)-H1-LOAD-H2-D1-D2-D3-D4-DC5(-)	96			
17	1	0	0	0	1	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-S1-DC1-D2-D3-D4-DC5(-)	102			
18	1	0	0	1	0	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H1-D1-S2-DC2-D3-D4-DC5(-)	108			
19	1	0	0	1	1	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-S1-DC1-S2-DC2-D3-D4-DC5(-)	114			
20	1	0	0	0	0	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-S1-DC1-D2-S3-DC3-D4-DC5(-)	120			
21	1	0	0	0	1	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-D1-S2-DC2-S3-DC3-D4-DC5(-)	126			
22	1	0	0	1	0	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-D1-S2-DC2-S3-DC3-D4-DC5(-)	132			
23	1	0	0	1	1	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-S1-DC1-S2-DC2-S3-DC3-D4-DC5(-)	138			
24	1	1	1	0	0	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-D1-D2-D3-S4-DC4-DC5(-)	144			
25	1	1	1	0	1	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-S1-DC1-D2-D3-S4-DC4-DC5(-)	150			
26	1	1	1	1	0	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-D1-S2-DC2-D3-S4-DC4-DC5(-)	156			
27	1	1	1	1	1	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-S1-DC1-S2-DC2-D3-S4-DC4-DC5(-)	162			
28	1	1	1	0	0	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-D1-D2-D3-DC3-S4-DC4-DC5(-)	168			
29	1	1	1	0	1	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-S1-DC1-D2-S3-DC3-S4-DC4-DC5(-)	174			
30	1	1	1	1	0	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-D1-S2-DC2-S3-DC3-S4-DC4-DC5(-)	180			
31	1	1	1	1	1	ON	ON	OFF	OFF	DC5(+)-H1-LOAD-H2-S1-DC1-S2-DC2-S3-DC3-S4-DC4-DC5(-)	186			
Zero Level	0	0	0	0	0	0	0	0	0	0	0			

During negative half cycle voltage decreases from 0V to -Vdc & increases to 0V.

Table. 2: Negative Cycle Modes of Operation.

MODES OF OPERATION (NEGATIVE LEVEL)

1	0	0	0	0	1	OFF	OFF	ON	ON	DC1(+)-D2-D3-D4-H3-LOAD-H4-S1-DC1(-)	-6
2	0	0	0	1	0	OFF	OFF	ON	ON	DC2(+)-D3-D4-D5-H3-LOAD-H4-S1-DC2(-)	-12
3	0	0	0	1	1	OFF	OFF	ON	ON	DC2(+)-D3-D4-D5-H3-LOAD-H4-S1-DC1(-)-S2-DC2(-)	-18
4	0	0	1	0	0	OFF	OFF	ON	ON	DC3(+)-D4-D5-H3-LOAD-H4-S1-DC1(-)-DC1-S2-DC3-DC3(-)	-24
5	0	0	1	0	1	OFF	OFF	ON	ON	DC3(+)-D4-D5-H3-LOAD-H4-S1-DC1(-)-D1-S2-DC3(-)	-30
6	0	0	1	1	0	OFF	OFF	ON	ON	DC3(+)-D4-D5-H3-LOAD-H4-D1-S2-DC2-S3-DC3(-)	-36
7	0	0	1	1	1	OFF	OFF	ON	ON	DC3(+)-D4-D5-H3-LOAD-H4-S1-DC1-S2-DC2-S3-DC3(-)	-42
8	0	1	0	0	0	OFF	OFF	ON	ON	DC4(+)-D4-D5-H3-LOAD-H4-D1-D2-D3-DC4(-)	-48
9	0	1	0	0	1	OFF	OFF	ON	ON	DC4(+)-D5-H3-LOAD-H4-S1-DC1-D2-D3-DC4(-)	-54
10	0	1	0	1	0	OFF	OFF	ON	ON	DC4(+)-D5-H3-LOAD-H4-D1-S2-DC2-D3-DC4(-)	-60
11	0	1	0	1	1	OFF	OFF	ON	ON	DC4(+)-D5-H3-LOAD-H4-S1-DC1-S2-DC2-D3-DC4(-)	-66
12	0	1	1	0	0	OFF	OFF	ON	ON	DC4(+)-D5-H3-LOAD-H4-D1-D2-S3-DC3-DC4(-)	-72
13	0	1	1	0	1	OFF	OFF	ON	ON	DC4(+)-D5-H3-LOAD-H4-S1-DC1-D2-S3-DC3-S4-DC4(-)	-78
14	0	1	1	1	0	OFF	OFF	ON	ON	DC4(+)-D5-H3-LOAD-H4-D1-S2-DC2-S3-DC3-S4-DC4(-)	-84
15	0	1	1	1	1	OFF	OFF	ON	ON	DC4(+)-D5-H3-LOAD-H4-S1-DC1-S2-DC2-S3-DC3-S4-DC4(-)	-90
16	1	0	0	0	0	OFF	OFF	ON	ON	DC(+)-H3-LOAD-H4-D1-D2-D3-D4-DC5(-)	-96
17	1	0	0	0	1	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-S1-DC1-D2-D3-D4-DC5(-)	-102
18	1	0	0	1	0	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-D1-S2-DC2-D3-D4-DC5(-)	-108
19	1	0	0	1	1	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-S1-DC1-S2-DC2-D3-D4-DC5(-)	-114
20	1	0	0	0	0	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-S1-DC1-D2-S3-DC3-D4-DC5(-)	-120
21	1	0	0	0	1	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-D1-S2-DC2-S3-DC3-D4-DC5(-)	-126
22	1	0	0	1	0	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-D1-S2-DC2-S3-DC3-D4-DC5(-)	-132
23	1	0	0	1	1	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-S1-DC1-S2-DC2-S3-DC3-D4-DC5(-)	-138
24	1	1	1	0	0	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-D1-D2-D3-S4-DC4-DC5(-)	-144
25	1	1	1	0	1	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-S1-DC1-D2-D3-S4-DC4-DC5(-)	-150
26	1	1	1	1	0	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-D1-S2-DC2-S3-S4-DC4-DC5(-)	-156
27	1	1	1	1	1	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-S1-DC1-S2-DC2-S3-S4-DC4-DC5(-)	-162
28	1	1	1	0	0	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-D1-D2-S3-DC3-S4-DC4-DC5(-)	-168
29	1	1	1	0	1	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-S1-DC1-D2-S3-DC3-S4-DC4-DC5(-)	-174
30	1	1	1	1	0	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-D1-S2-DC2-S3-DC3-S4-DC4-DC5(-)	-180
31	1	1	1	1	1	OFF	OFF	ON	ON	DC5(+)-H3-LOAD-H4-S1-DC1-S2-DC2-S3-DC3-S4-DC4-DC5(-)	-186

WORKING OPERATION OF 63 LEVEL INVERTER

In this project multi carrier pulse width modulation technique is used to generate the sixty three level output voltage. Seven equal amplitude carrier triangular signals with offset are compared with the sinusoidal reference signal. These PWM signals are given to the switches S1, S2, S3, S4. Then the two sinusoidal signals having 180 degree displacement signals are compared with the carrier triangular signal, these PWM pulses are having dead band, it will avoid the shoot through problem between two devices. These PWM pulses are given to the single phase inverter circuit switches H1, H2, H3 and

H4. Here the switching device is MOSFET; as compared to IGBT the cost is low. The processor used here is PIC (peripheral interface controller). It's under the category of Very large scale integration system. In PIC many of the pins are multiplexed pins. So we can use it as either input or output pins. The operating speed of the DSPIC controller operating speed is much greater than Digital signal processors. These controllers are used to generate the PWM pulses to the sixty three level inverter. [4]

SIMULATION RESULTS

Simulation of power electronic converters can be done by MATLAB software.




Fig. 4: PWM Pulses to the 63 Level Inverter Switches.

The above figure shows the PWM pulses applied to the switches S1, S2, S3, S4, S5. This pulse having 5 KhZ switching frequency to control the additional

switches. These PWM pulses are the main reason to control the output voltage of the inverter.




Fig. 5: DC Output Voltage Waveform before Inverter.

The above figure shows the output of the sixty three levels before going to the single phase inverter. This level output voltage is

given to the inverter. It will separate the positive and negative output levels.




Fig. 6: PWM Pulses to the H Bridge Inverter.

The above figure shows the PWM pulses applied to the single phase inverter. This has 180 degree displacement. The

fundamental frequency of the reference signal is 50Hz.




Fig. 7: Level Inverter Output Voltage.

The above figure shows the output voltage level of the proposed inverter topology. The output voltage is near sinusoidal

wave. This means we can expect very less amount of THD. The output voltage is 183 Volt. This voltage is given to the load.

Here the resistive load is 100 Ohms. And the load current is 1.83 Amps.

The below figure shows the THD results of the proposed sixty three level inverter with resistive load. Here the THD result is only 2.74%.




Fig. 8: THD Result.




Fig. 9: 63 Level Inverter Current THD.

The above figure shows the THD results of the proposed sixty three level inverter current waveform with resistive load. Here the THD result is only 2.74%.

HARDWARE RESULTS

The Hardware kit consists of Power supply unit, DSPIC30F2010 controller kit, Driver circuit, Opto-isolator kit, H bridge inverter kit, input DC supply with 9 switches.




Fig. 10: Hardware Kit.




Fig. 11: PWM Pulses to the Inverter Switches.



Fig. 12: PWM Pulses to the Inverter.




Fig. 13: 63 Level Inverter Output Voltage Waveform.

CONCLUSION

Multilevel inverters offer improved output waveforms and lower THD. This paper has presented a novel PWM switching scheme for the proposed multilevel inverter. Here there are five different DC voltage levels are used in this multi-level inverters. So this method of configuration is known as asymmetrical cascaded inverter. By controlling the modulation index and different levels of DC voltages the sixty three levels of the output voltage's achieved.

REFERENCES

1. Calais P.M., Agelidis V.G. *Multilevel converters for single-phase grid connected photovoltaic systems— an overview*. Proc. IEEE Int. Symp. Ind. Electron. 1998, 1, 224–229p.
2. Rahim N.A., Chaniago K., Selvaraj J. *Single-Phase Seven-Level Grid-Connected Inverter for Photovoltaic System Student*. IEEE.
3. Kjaer S.B., Pedersen J.K., Blaabjerg F. *A review of single-phase grid connected inverters for photovoltaic modules*. IEEE Trans. Ind. Appl. Sep./Oct. 2005, 41(5), 1292–1306p.
4. Hinga P.K., Ohnishi T., Suzuki T. *A new PWM inverter for photovoltaic power generation system*. In Conf. Rec. IEEE Power Electron. Spec. Conf. 1994, 391–395p.
5. Cheng Y., Qian C., Crow M.L., *et al.* *A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage*. IEEE Trans. Ind. Electron. Oct. 2006. 53(5), 3112–3121p.
6. Saeedifard M., Iravani R., Pou J. *A space vector modulation strategy for a back-to-back five-level HVDC converter system*. IEEE Trans. Ind. Electron. Feb. 2009, 56(2), 452–466p.
7. Alepuz S., Busquets-Monge S., Bordonau J., *et al.* *Control strategies based on symmetrical components for grid-connected converters under voltage dips*. IEEE Trans. Ind. Electron. Jun. 2009, 56(6), 2162–2173p.
8. Rodríguez J., Lai J.S., Peng F.Z. *Multilevel inverters: A survey of topologies, controls, and applications*. IEEE Trans. Ind. Electron. Aug. 2002, 49(4), 724–738p.
9. Rodriguez J., Bernet S., Wu B., *et al.* *Multi-level voltage-source-converter topologies for industrial medium-voltage drives*. IEEE Trans. Dec. 2007, 54(6), 2930–2945p.
10. Renge M.M., Suryawanshi H.M. *Five-level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating*

- induction motor drives*. IEEE Trans. Power Electron. Jul. 2008. 23(4), 3198–1160p.
11. Ozdemir E., Ozdemir S., Tolbert L.M. *Fundamental-frequency-modulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system*. IEEE Trans. Ind. Electron. Nov. 2009, 56(11), 4407–4431p.