



Extracting Safe Thread Schedules from Incomplete Model Checking Results

Patrick Metzler¹(✉), Neeraj Suri¹, and Georg Weissenbacher²

¹ Technische Universität Darmstadt, Darmstadt, Germany
patrick.metzler@posteo.net, suri@cs.tu-darmstadt.de

² TU Wien, Vienna, Austria
georg.weissenbacher@tuwien.ac.at

Abstract. Model checkers frequently fail to completely verify a concurrent program, even if partial-order reduction is applied. The verification engineer is left in doubt whether the program is safe and the effort towards verifying the program is wasted.

We present a technique that uses the results of such incomplete verification attempts to construct a (fair) scheduler that allows the safe execution of the partially verified concurrent program. This scheduler restricts the execution to schedules that have been proven safe (and prevents executions that were found to be erroneous). We evaluate the performance of our technique and show how it can be improved using partial-order reduction. While constraining the scheduler results in a considerable performance penalty in general, we show that in some cases our approach—somewhat surprisingly—even leads to faster executions.

1 Introduction

Automated verification of concurrent programs is inherently difficult because of exponentially large state spaces [38]. State space reductions such as partial-order reduction (POR) [10, 16, 17] allow a model checker to focus on a subset of all reachable states while the verification result is valid for all reachable states. However, even reduced state spaces may be intractably large [17] and corresponding programs infeasible to (automatically) verify, requiring manual intervention.

We propose a novel model checking approach for safety verification of potentially non-terminating programs with a bounded number of threads, non-deterministic scheduling, and shared memory. Our approach iteratively generates *incomplete verification results* (IVRs) to prove the safety of a program under a (semi-)deterministic scheduler. The scheduling constraints induced by an IVR

P. Metzler—Supported by the German Academic Exchange Service (DAAD).

N. Suri—Research supported in part by H2020-SU-ICT-2018-2 CONCORDIA GA 830927 and BMBF-Hessen TUD CRISP.

G. Weissenbacher—Supported by the Vienna Science and Technology Fund (WWTF) through grant VRG11-005 and the Austrian Science Fund (FWF) via the Austrian National Research Network S11403-N23 (RiSE).

© Springer Nature Switzerland AG 2019

F. Biondi et al. (Eds.): SPIN 2019, LNCS 11636, pp. 153–171, 2019.

https://doi.org/10.1007/978-3-030-30923-7_9

can be enforced by *iteratively relaxed scheduling* [29], a technique to enforce fine-grained orderings of concurrent memory events. When the scheduling constraints of an IVR are enforced, all executions (under all non-deterministic inputs) are safe, even if the underlying (operating system) scheduler is non-deterministic. Thereby, the program can be executed safely before a (potentially infeasible) complete verification result is available. Executions can still exploit concurrency and the number of memory accesses that are executed concurrently may even be increased. As the model checking problem is eased, additional programs become tractable. Furthermore, IVRs can be used to safely execute unsafe programs which are safe under at least one scheduler. E.g., instead of programming synchronization explicitly, our model checking algorithm can be used to synthesize synchronization so that all executions are safe.

We use the producer-consumer example from Fig. 1 to explain our approach. The verifier analyses an initial schedule, e.g., where thread T_1 and T_2 produce and consume in turns, and emits an IVR \mathcal{R}_1 , guaranteeing safe executions under this schedule. With its second IVR, the verifier might verify the correctness of producing two items in a row and the scheduling constraints can be relaxed accordingly. When the verifier hits an unsafe execution (the consumer produces an underflow), it emits an unsafe IVR for debugging. If the verifier accomplishes to analyze all possible executions of the program, it will report the final result *partially safe*, as the program can be used safely under all inputs but unsafe executions exist. Had there been no unsafe or safe IVR, the final result would be *safe* or *unsafe*, respectively.

This paper shows how to instantiate our approach by answering these questions: 1. Which state space abstractions are suitable for iterative model checking? The abstraction should be able to represent non-terminating executions and facilitate the extraction of schedules. 2. How to formalize and represent suitable IVRs? IVRs should be as small as possible in order to allow short iterations, while they must be large enough to guarantee fully functional executions under all possible program inputs. More precisely, for every possible program input, an IVR must cover a program execution. 3. What are suitable model checking algorithms that can be adapted to produce IVRs? A suitable algorithm should easily allow to select schedules for exploration.

2 Incomplete Verification Results

2.1 Basic Definitions

A *program* P comprises a set S of states (including a distinct initial state) and a finite set \mathcal{T} of threads. Each state $s \in S$ maps program counters and variables to values. We use $l(s)$ to denote the program location of a state s , which comprises

1 initially:	11 produce:
2 empty buffer of	12 lock(mutex)
size N	13 if count < N:
3 count = 0	14 put item
4 mutex = 0	15 count += 1
5 thread T_1 :	16 unlock(mutex)
6 while true:	17 consume:
7 produce()	18 lock(mutex)
8 thread T_2 :	19 remove item
9 while true:	20 count -= 1
10 consume()	21 unlock(mutex)

Fig. 1. Producer-consumer problem with bug

a local location $\mathsf{l}_T(s)$ for each thread $T \in \mathcal{T}$. W.l.o.g. we assume the existence of a single error location that is only reachable if the program P is not safe.

A state formula ϕ is a predicate over the program variables encoding all states s in which $\phi(s)$ evaluates to true. A transition relation R relates states s and their successor states s' . Each thread T is partitioned into local transitions $R_{\mathsf{l},\mathsf{l}'}$ such that $\mathsf{l} = \mathsf{l}_T(s)$ and $\mathsf{l}' = \mathsf{l}_T(s')$ for all s, s' satisfying $R_{\mathsf{l},\mathsf{l}'}(s, s')$ and $R_{\mathsf{l},\mathsf{l}'}$ leaves the program locations and variables of other threads unchanged. We use $\text{Guard}(R)$ to denote a predicate encoding $\exists s'. R(s, s')$, e.g., $\text{Guard}(R_{13,14})$ is $(\text{count} < N)$ for the transition from location 13 to 14 in Fig. 1. We say that $R_{\mathsf{l},\mathsf{l}'}$ (or T , respectively) is *active* at location l and *enabled* in a state s iff $\mathsf{l}(s) = \mathsf{l}$ and s satisfies $\text{Guard}(R)$. Multiple transitions of a thread T at a location can be active, but we allow only one transition R to be enabled at a given state and define $\text{enabled}_T(s) := \{R\}$ if R exists and $\text{enabled}_T(s) := \emptyset$ otherwise.

If there exist states s for which no transition of a thread T is enabled (e.g., in line 12 in Fig. 1), T may block. We assume that such locations $\mathsf{l}_T(s)$ are (conservatively) marked by $\text{may-block}(\mathsf{l}_T(s))$.

An *execution* is a sequence s_0, T_1, s_1, \dots , where s_0 is the initial state and the states s_i and s_{i+1} in every adjacent triple (s_i, T_i, s_{i+1}) are related by the transition relation of T_i . An execution that does not reach the error location is *safe*. A *deadlock* is a state s in which no transitions are enabled. W.l.o.g. we assume that all finite executions correspond to deadlocks and are undesirable; intentionally terminating executions can be modelled using terminal locations with self-loops.

An execution τ is (strongly) *fair* if every thread T_i enabled infinitely often in τ is also scheduled infinitely often [5]. We assume that fairness is desirable and enforce it by our algorithm presented in Sect. 3. Other notions of fairness such as weak fairness can be enforced analogously.

Non-determinism can arise both through scheduling and non-deterministic transitions. A *scheduler* can resolve the former kind of non-determinism.

Definition 1 (scheduler). A scheduler $\zeta : (S \times \mathcal{T})^* \times S \rightarrow \mathcal{T}$ of a program P is a function that takes an execution prefix $s_0, T_1, \dots, T_n, s_n$ and selects a thread that is enabled at s_n , if such a thread exists. A scheduler ζ is *deadlock-free* (fair, respectively) if all executions possible under ζ are deadlock-free (fair).

A scheduler for the program of Fig. 1, for instance, must select T_1 rather than T_2 for the prefix $s_{\text{init}}, T_1, s_1, T_1, s_2, T_1, s_3, T_2, s_4, T_2, s_5$, since at that point the lock is held by T_1 and $\text{enabled}_{T_2}(s_5) = \emptyset$.

Non-deterministic transitions are the second source of non-determinism. If $R_{\mathsf{l},\mathsf{l}'}$ of thread T allows multiple successor states for a state s , we presume the existence of input symbols X such that each $\iota \in X$ determines a unique successor state s' by selecting an $R_{\mathsf{l},\mathsf{l}'}^\iota \subseteq R_{\mathsf{l},\mathsf{l}'}$ with $R_{\mathsf{l},\mathsf{l}'}^\iota(s, s')$.

Definition 2 (input). An input is a function $\chi : (S \times \mathcal{T})^* \rightarrow X$, which chooses an input symbol depending on the current execution prefix.

In conjunction, an input and a scheduler render a program completely deterministic: the input χ and scheduler ζ select a transition in each step such that each adjacent triple (s_i, T_{i+1}, s_{i+1}) is uniquely determined.

For Partial Order Reduction (POR), we assume that a symmetric independence relation \parallel on transitions of different threads is given, which induces an equivalence relation on executions. Two transitions R_1 and R_2 are only independent if they are from distinct threads, they are commutative at states where both R_1 and R_2 are enabled, and executing R_1 does neither enable nor disable R_2 . We write $R_1 \nparallel R_2$ if R_1 and R_2 are not independent.

2.2 Requirements on Incomplete Verification Results

Our goal is to ease the verification task by producing incomplete verification results (IVRs) which prove the program safety under reduced non-determinism, i.e., only for a certain scheduler. We only allow “legitimate” restrictions of the scheduler that do not introduce deadlocks or exclude threads. Inputs must not be restricted, since this might reduce functionality and result in unhandled inputs.

Hence, we define an IVR to be a function \mathcal{R} that maps execution prefixes to sets of threads, representing scheduling constraints. An IVR for the program from Fig. 1, for instance, may output $\{T_1\}$ in states with an empty buffer, meaning that only thread T_1 may be scheduled here, and $\{T_2\}$ otherwise, so that an item is produced if and only if the buffer is empty. A scheduler $\zeta_{\mathcal{R}}$ enforces (the scheduling constraints of) an IVR \mathcal{R} if $\zeta_{\mathcal{R}}(\tau) \in \mathcal{R}(\tau)$ for all execution prefixes τ . IVR \mathcal{R} permits all executions possible under a scheduler that enforces \mathcal{R} .

The remainder of this subsection discusses the requirements on useful IVRs. We define *safe*, *realizable*, *deadlock-free*, *fairness-admitting*, and *fair* IVRs. In the following subsection, we instantiate IVRs with abstract reachability trees (ARTs).

Safety. An IVR \mathcal{R} can either expose a bug in a program or guarantee that all permitted executions are safe. Here, we are only concerned with the latter case. An IVR \mathcal{R} is *safe* if all executions permitted by \mathcal{R} are safe. An unsafe IVR permits an unsafe execution and is called a *counterexample*.

Completeness. To reduce the work for the model checker, a safe IVR \mathcal{R} should ideally have to prove the correctness of as few executions as possible. At the same time, it should cover sufficiently many executions so that the program can be used without functional restrictions. For instance, the IVR $\mathcal{R}(\tau) := \emptyset$, for all τ , is safe but not useful, as it does not permit any execution. Consequently, \mathcal{R} should permit at least one enabled transition, in all non-deadlock states, which is done by *realizable* IVRs: an IVR \mathcal{R} is *realizable* if at least one scheduler that enforces \mathcal{R} exists. Furthermore, an IVR should never introduce a deadlock: an IVR \mathcal{R} is *deadlock-free* if all schedulers that enforce \mathcal{R} are deadlock-free.

Fairness. In general, we deem only fair executions desirable. The IVR $\mathcal{R}(\tau) := \{T_1\}$, for instance, is deadlock-free for the program of Fig. 1 but useless, as no item is consumed. A deadlock-free IVR *admits fairness* if there exists a fair scheduler enforcing \mathcal{R} (i.e., a fair execution of the program is possible).

If a scheduler permits both fair and unfair executions, it might be difficult to guarantee fairness at runtime. In such cases, a *fair* IVR can be used: A deadlock-free IVR \mathcal{R} is *fair* if all schedulers enforcing \mathcal{R} are fair.

2.3 Abstract Reachability Trees as Incomplete Verification Results


In this subsection, we instantiate the notion of IVRs using abstract reachability trees (ARTs), which underly a range of software model checking tools [9, 21, 23, 28] and have recently been used for concurrent programs [39]. Due to the explicit representation of scheduling choices from the beginning of an execution up to an (abstract) state, ARTs are well-suited to represent IVRs. Model checking algorithms based on ARTs perform a path-wise exploration of program executions and represent the current state of the exploration using a tree in which each node v corresponds to a set of states at a program location $\mathsf{l}(v)$. These states, represented by a predicate $\phi(v)$, (safely) over-approximate the states reachable via the program path from the root of the ART (ϵ) to v . Edges expanded at v correspond to transitions starting at $\mathsf{l}(v)$. A node w may *cover* v (written $v \triangleright w$) if the states at w include all states at v ($\phi(v) \Rightarrow \phi(w)$); in this cases, v is covered (*covered*(v)) and its successors need not be further explored. (Intuitively, executions reaching v are continued from w .) Formally, an ART is defined as follows:

Definition 3 (abstract reachability tree [28, 39]). An abstract reachability tree (ART) is a tuple $\mathcal{A} = (V, \epsilon, \rightarrow, \triangleright)$, where (V, \rightarrow) is a finite tree with root $\epsilon \in V$ and $\triangleright \subseteq V \times V$ is a covering relation. Nodes v are labeled with global control locations and state formulas, written $\mathsf{l}(v)$ and $\phi(v)$, respectively. Edges $(v, w) \in \rightarrow$ are labeled with a thread and a transition, written $v \xrightarrow{T, R} w$.

Intuitively, an ART \mathcal{A} is *well-labeled* [28] if \mathcal{A} 's \rightarrow -edges represent the transitions of the program and edges $v \triangleright w$ indicate that all states modeled by node v are also modeled by node w . Formally, \mathcal{A} is well-labeled if for every edge $v \xrightarrow{T, R_{\mathsf{l}, \mathsf{l}'}} w$ in \mathcal{A} we have that (i) $\phi(\epsilon)$ represents the initial state, (ii) $\phi(v)(s) \wedge R_{\mathsf{l}, \mathsf{l}'}(s, s') \Rightarrow \phi(w)(s')$ and $\mathsf{l}_T(v) = \mathsf{l}$ and $\mathsf{l}_T(w) = \mathsf{l}'$, and (iii) for every v, w with $v \triangleright w$, $\phi(v) \Rightarrow \phi(w)$ and $\neg \text{covered}(w)$.

An incomplete ART \mathcal{A}_{p-c} for the producer-consumer problem of Fig. 1 is shown on the right. Nodes show the state formulas and edges are labeled with the thread and statement corresponding to the transition.

ART-Induced Schedulers. A well-labeled ART \mathcal{A} directly corresponds to an IVR $\mathcal{R}_{\mathcal{A}}$ that simulates an execution by traversing \mathcal{A} . We define $\mathcal{R}_{\mathcal{A}}$ as follows: Let $\tau = s_0, T_1, s_1, \dots, s_n$ be an execution



prefix. If \mathcal{A} contains no path that corresponds to τ , $\mathcal{R}_{\mathcal{A}}$ leaves the schedules for this execution unconstrained. Otherwise, let v_n be the last node of the path in \mathcal{A} that corresponds to τ . $\mathcal{R}_{\mathcal{A}}$ permits exactly those threads that are expanded at v_n (or at w if v_n is covered by some node w). E.g., the execution prefix $\tau = s_0, T_1, s_1$ corresponds to the path from ϵ to v_1 in \mathcal{A}_{p-c} . As only T_1 is expanded at v_1 , $\mathcal{R}_{\mathcal{A}_{p-c}}$ allows only $\{T_1\}$ after τ .

Safety. An ART is *safe* if whenever $l_T(v)$ is the error location then $\phi(v) = \text{false}$. As only safe executions may correspond to a path in a safe ART (cf. Theorem 3.3 of [39]), $\mathcal{R}_{\mathcal{A}}$ is a safe IVR.

Completeness. In order to derive a deadlock-free IVR from a well-labeled ART \mathcal{A} , we have to fully expand at least one thread T at each node v that represents reachable states (where T is fully expanded at v if v has an outgoing edge for every active transition of T at $l_T(v)$). However, there may exist reachable states s represented by $\phi(v)$ for which no action of T is enabled (i.e., $\text{enabled}_T(s) = \emptyset$). If T is the only thread expanded at v , $\mathcal{R}_{\mathcal{A}}$ is not realizable. This situation can arise for locations l at which T may block (marked with *may-block*(l_T)).

Consequently, whenever *may-block*($l_T(v)$) in a *deadlock-free* ART \mathcal{A} , we require that $\phi(v)$ is strong enough to entail that the transitions R of T expanded at v (or at the node covering v , respectively) are enabled (i.e., $\phi(v) \Rightarrow \text{Guard}(R)$). For instance, $\phi(v_1)$ in the ART shown above proves the enabledness of T_1 at v_1 , as $\phi(v_1) \Rightarrow \text{mutex} = 0$ and $\text{lock}(\text{mutex})$ is enabled if $\text{mutex} = 0$.


Lemma 1. *If an ART \mathcal{A} is deadlock-free, $\mathcal{R}_{\mathcal{A}}$ is a deadlock-free IVR.*

Fairness. IVRs derived from deadlock-free ARTs do not necessarily admit fairness if the underlying ART contains cycles (across \triangleright and \rightarrow edges) that represent unfair executions. In order to make sure a deadlock-free ART *admits fairness* we implement a scheduler that allows \mathcal{A} to schedule each thread infinitely often (whenever it is enabled infinitely often) by requiring that every $(\triangleright \cup \rightarrow)$ -cycle is “fair”, defined as follows.

Definition 4 (ART admitting fairness). *A deadlock-free ART $\mathcal{A} = (V, \epsilon, \rightarrow, \triangleright)$ admits fairness if every $(\triangleright \cup \rightarrow)$ -cycle contains, for every thread T that is enabled at a node of the cycle, a node v such that T is expanded at v .*

Lemma 2. *If an ART \mathcal{A} admits fairness, $\mathcal{R}_{\mathcal{A}}$ is an IVR that admits fairness.*

Note that the expansion of a thread T at a node in a cycle does not guarantee that the transition is part of the cycle. A slight modification of the fairness condition for ARTs leads to a sufficient condition for ARTs as fair IVRs, as the following definition and lemma show. The difference in the fairness condition is that all enabled threads are expanded *within* each $(\triangleright \cup \rightarrow)$ -cycle c , which we denote by *fair*(c). The $(\triangleright \cup \rightarrow)$ -cycle shown on the right, for instance, is fair.



Algorithm 1 Part 1: Iterative IMPACT for concurrent programs: main procedure (based on [39])

<p>input : Program with threads \mathcal{T}</p> <p>intermediate outputs: fair ARTs $\mathcal{A}_1 \subseteq \mathcal{A}_2 \subseteq \dots \subseteq \mathcal{A}_n$ and unsafe ARTs</p> <p>output : safe, partially safe, or unsafe</p> <p>Data: $\mathcal{A} = (V, \epsilon, \rightarrow, \triangleright) := (\{\epsilon\}, \epsilon, \emptyset, \emptyset)$, $W := \{\epsilon\}, I := \{\}$</p> <pre> 1 Function Main() 2 while <i>true</i> do 3 $\text{status} := \text{Iteration}()$ 4 if $\text{status} = \text{no progress}$ then 5 break 6 else if $\text{status} = \text{counterexample}$ 7 then 8 yield \mathcal{A} as an unsafe IVR 9 else 10 $\mathcal{A}' := \text{Remove_Error_Paths}(\mathcal{A})$ 11 yield \mathcal{A}' as a safe IVR 12 if \mathcal{A} is safe then 13 return <i>safe</i> 14 else if $\text{Remove_Error_Paths}(\mathcal{A})$ 15 admits fairness then 16 return <i>partially-safe</i> 17 else 18 return <i>unsafe</i> </pre>	<pre> 17 Function Iteration() 18 $W := \text{New_Schedule_Start}()$ 19 if $W = \emptyset$ then 20 return <i>no progress</i> 21 while $W \neq \emptyset$ do 22 select and remove v from W 23 Close(v) 24 if v not covered then 25 $\text{status} := \text{Refine}(v)$ 26 if $\text{status} = \text{counterexample}$ then 27 return <i>counterexample</i> 28 $\text{status} := \text{Check_Enabledness}(v)$ 29 if $\text{status} = \text{no progress}$ then 30 return <i>no progress</i> 31 Expand(v) 32 return <i>progress</i> </pre>
---	--

Definition 5 (fair ART). A deadlock-free ART $\mathcal{A} = (V, \epsilon, \rightarrow, \triangleright)$ is fair if *fair(c)* holds for every $(\triangleright \cup \rightarrow)$ -cycle c .

Lemma 3 (fairness). For all fair ARTs \mathcal{A} , $\mathcal{R}_{\mathcal{A}}$ is a fair IVR.

Given an ART \mathcal{A} that admits fairness, one can generate a fair ART \mathcal{A}' such that $\mathcal{R}_{\mathcal{A}}$ permits all executions permitted by $\mathcal{R}_{\mathcal{A}'}$.

3 Iterative Model Checking

A suitable algorithm for our framework must generate fair IVRs. We use model checking based on ARTs (cf. Sect. 2.3), which allows us to check infinite executions and explicitly represent scheduling. Nevertheless, other program analysis techniques such as symbolic execution are also suitable to generate IVRs. In particular, our algorithm (Algorithm 1 parts 1 and 2) constitutes an iterative extension of the IMPACT algorithm [28] for concurrent programs [39]. We chose IMPACT as a base for our algorithm because it has an available implementation for multi-threaded programs, which we use to evaluate our approach in Sect. 5.

IMPACT generates an ART by path-wise unwinding the transitions of a program. Once an error location is reached at a node v , IMPACT checks whether the path π from the ART's root to v corresponds to a feasible execution. If this is the case, a property violation is reported; otherwise, the node labeling is strengthened via interpolation. Thereby, a well-labeled ART is maintained. Once the ART is complete, its node labeling provides a safety proof for the program.

Algorithm 1 Part 2: Iterative IMPACT for concurrent programs

```

continued:
1 Function Check_Enabledness( $v$ )
2    $\pi := v_0 \xrightarrow{T_1, R_1} v_1 \dots \xrightarrow{T_n, R_n} v_n$  §
3   § path from  $\epsilon$  to  $v$ 
4   if not may-block( $v_{n-1}$ )  $T.n$  then
5     return progress
6   if  $R_1 \wedge \dots \wedge R_{n-1} \wedge \neg \text{Guard}(R_n)$  is
7     unsat then
8      $\phi(v) := \phi(v) \wedge \text{Guard}(R_n)$ 
9   else
10    return Backtrack( $v$ )
11 Function Close( $v$ )
12 for all uncovered nodes  $w$  that have
13   been created before  $v$  do
14   if  $l(w) = l(v) \wedge (\phi(v) \Rightarrow \phi(w))$  §
15     §  $\wedge \forall c \in C_{\mathcal{A}}(v, w). \text{fair}(c)$ 
16     then
17        $\triangleright := \triangleright \cup \{(v, w)\}$ 
18        $\triangleright := \triangleright \setminus \{(x, y) : v \rightsquigarrow y\}$ 
19       for  $T$  with  $v \xrightarrow{T} v'$  §
20         § and not  $w \xrightarrow{T} w'$  do
21         add  $(v, T)$  to  $I$ 
22
23 Function Backtrack( $v$ )
24    $\pi := v_0 \xrightarrow{T_1, R_1} v_1 \dots \xrightarrow{T_n, R_n} v_n$  §
25   § path from  $\epsilon$  to  $v$ 
26    $i := n - 1$ 
27   while  $i \geq 0$  do
28     if  $\exists T, v'_i. v_i \xrightarrow{T} v'_i \notin \mathcal{A}$  §
29       §  $\wedge (\text{Skip}(v_i, T) = \text{false})$ 
30       then
31         add  $v_i \xrightarrow{T} v'_i$  to  $\mathcal{A}$ 
32          $W := W \cup \{v'_i\}$ 
33         prune  $\xrightarrow{T_{i+2}, R_{i+2}} v_{i+3} \dots$  §
34           §  $\dots \xrightarrow{T_n, R_n} v_n$  from  $\mathcal{A}$ 
35          $\phi(v_{i+1}) := \text{false}$ 
36         return progress
37      $i := i - 1$ 
38   return no progress
39
40 Function Expand( $v$ )
41    $T := \text{Schedule\_Thread}(v)$ 
42   Expand\_Thread( $T, v$ )

```

In each iteration, our extended algorithm yields an IVR which is either unsafe (a counterexample) or fair (can be used as scheduling constraints). If the algorithm terminates, it outputs “safe”, “partially safe”, or “unsafe”, depending on whether the program is safe under all, some, or no schedulers. Procedure *Main()* repeatedly calls *Iteration()* (line 3), which, intuitively, corresponds to an execution of the original algorithm of [39] under a deterministic scheduler. *Iteration()* (potentially) extends the ART \mathcal{A} . If no progress is made (\mathcal{A} is unchanged), the algorithm terminates (lines 12, 14, and 16). Otherwise, an intermediate output is yielded: either \mathcal{A} as an intermediate output (line 7) or \mathcal{A} with all previously found counterexamples removed, i.e., the largest fair ART that is a subgraph of \mathcal{A} , denoted by *Remove_Error_Paths()*.

Iteration() maintains a work list W of nodes v to be explored via *Close*(v) (Algorithm 1 part 2), which tries to find (as in [39]) a node that covers v . In addition to the covering check of [39], we check fairness, where $C_{\mathcal{A}}(v, w)$ denotes all cycles that would be closed by adding the edge $v \triangleright w$ (line 11 of Algorithm 1 part 2). If such a node w is found, any thread T that is expanded at v but not at w (line 14 of Algorithm 1 part 2) must not be skipped at w by POR. Instead of expanding T instantaneously at w (as in [39]), which would explore another schedule, T is added to the set I so that it can be explored in a subsequent iteration. If no covering node for v is found, v is refined, which returns *counterexample* if v has a feasible error path (line 25). Otherwise (line 28), *Check_Enabledness()* (Algorithm 1 part 2) performs a deadlock check by testing whether the last action that leads to v is enabled in all states represented by the predecessor node. If not, deadlock-freedom is not guaranteed and *Backtrack()* tries to find a substitute node where exploration can continue.




Fig. 2. (a) Section paths. (b) A program schedule

The deterministic scheduler of *Iteration()* is controlled by *New_Schedule_Start()* and *Schedule_Thread()*. The former selects a set of initial nodes for the exploration (line 18 of Algorithm 1 part 1); the latter decides which thread to expand at a given node (line 30 of Algorithm 1 part 2). We use a simple heuristic that selects the first (in breadth-first order) node which is not yet fully expanded and use a round-robin scheduler for *Schedule_Thread* that switches to the next thread once a back jump occurs (e.g., the end of a loop body is reached). Additionally, *Schedule_Thread* returns only threads that are necessary to expand at the given node after POR (cf. *Skip()* [39]). More elaborate heuristics are conceivable but out of the scope of this paper.

The correctness of Algorithm 1 w.r.t. safety follows from the correctness of [28] and [39]. Additionally, Algorithm 1 is also fair:

Lemma 4 (fairness of Algorithm 1). *Any safe ART \mathcal{A} generated by Algorithm 1 is fair.*

4 Partial-Order Reduction

A naive enforcement of the context switches at the relevant nodes of a safe IVR $\mathcal{R}_{\mathcal{A}}$ would result in a strictly sequential execution of the transitions, foiling any benefits of concurrency. To enable parallel executions, we introduce *program schedules* that relax the scheduling constraints by means of partial-order reduction (POR). Note that this application of POR concerns the enforcement of scheduling constraints and occurs in addition to POR applied by our model checking algorithm when constructing an ART (cf. Sect. 3). Nevertheless, dependency information that is used for POR during model checking can be reused so that redundant computations are avoided.

The goal is to permit the parallel execution of independent transitions (in different threads) whose order does not affect the outcome of the execution represented by \mathcal{A} (i.e., the resulting traces are Mazurkiewicz-equivalent). Using traditional POR to construct such scheduling constraints poses two challenges: 1. Executions may be infinite, but we need a finite representation of scheduling constraints. 2. The control flow of an execution may be unpredictable, i.e., it

is a priori unclear which scheduling constraints will apply. We solve issue 1 by partitioning ARTs into *sections* and associate a finite schedule with every section. To address issue 2, we require that sections do not contain branchings (control flow and non-deterministic transitions).

Consider the program and corresponding ART in Fig. 2a. The if-statement of T_1 is modeled as a separate read transition followed by a branching at node v_3 . We define three section paths $\pi_1 := \epsilon \rightarrow v_1 \rightarrow v_2 \rightarrow v_3$, $\pi_2 := v_3 \rightarrow v_4 \rightarrow v_6 \rightarrow \epsilon$, and $\pi_3 := v_3 \rightarrow v_5 \rightarrow \epsilon$. After π_1 has been executed, a scheduler can distinguish the cases $y = 0$ and $y \neq 0$ and schedule π_2 or π_3 accordingly.

Formally, a *section path* $v_1 \xrightarrow{R_1} \dots \xrightarrow{R_n} v_{n+1}$ corresponds to a branching-free path in an ART whose first transition may be guarded. A section path follows $\rightarrow_{\mathcal{A}}$ edges, skipping covering edges \triangleright . The *section schedule* of a section path describes the Mazurkiewicz equivalence class of the contained transitions and is defined as the smallest partial order $\sigma = (V_\sigma, \rightarrow_\sigma)$ such that $V_\sigma = \{e_1, \dots, e_n\}$ and $\rightarrow_\sigma \supseteq \{(e_i, e_j) : i < j \wedge R_i \not\parallel R_j\}$, where $e_i, 1 \leq i \leq n$ is the occurrence of transition R_i at position i . The section schedule of π_1 is $(\{e_1, e_2, e_3\}, \{(e_1, e_2), (e_1, e_3)\})$ with $e_1 \triangleq T_1 : x:=1$, $e_2 \triangleq T_2 : x:=0$, and $e_3 \triangleq T_1 : \text{read } y$.

A *program schedule* Σ comprises several section schedules. Σ is a labeled graph $(V_\Sigma, \rightarrow_\Sigma)$. Each node $v \in V_\Sigma$ is the start of a section path π in \mathcal{A} . Each edge is labeled with the section schedule of π and the guard $\text{Guard}(R)$ of the first transition R in π . As \mathcal{A} is deadlock-free, there exists a thread T which is fully expanded at v in \mathcal{A} and we require that Σ likewise has outgoing edges at v labeled with T for each transition of T at v . Figure 2b shows a program schedule for our example program.

A scheduler can enforce the scheduling constraints of a program schedule by picking a section schedule that matches the current execution prefix and scheduling an event whose predecessors (according to the section schedule) have already been executed. Hence, all independent events in a section can be executed concurrently without synchronization. All events of a section schedule have to appear before the first event of the next section schedule, so that the states reached between sections correspond to nodes of the program schedule.

A program schedule of an ART \mathcal{A} that admits fairness permits exactly those executions that correspond to a path in \mathcal{A} (modulo Mazurkiewicz equivalence). In particular, as Mazurkiewicz equivalence preserves safety properties [17], only safe executions are permitted.

Lemma 5 (correctness). *Let \mathcal{A} be an ART that admits fairness and Σ a program schedule for \mathcal{A} . All program executions induced by Σ are equivalent to an execution that corresponds to a path in \mathcal{A} .*

5 Evaluation

In five case studies, we evaluate our iterative model checking algorithm and scheduling based on IVRs. We use the IMPARA model checker [39], as it is the only


available implementation of model checking for non-terminating, multi-threaded programs based on a forward analysis on ARTs we have found. IMPARA uses lazy abstraction with interpolants based on weakest preconditions. We extend the tool by implementing our algorithm presented in Sect. 3. IMPARA accepts C programs as inputs, however, some language features are not supported and we have rewritten programs accordingly.¹ We refer to the (non-iterative) IMPARA tool as IMPARA-C (for complete verification) and to our extension of Impara with iterative model checking as IMPARA-IMC.

Based on the ARTs constructed by IMPARA, program schedules are generated automatically and encoded as vector clocks. We instrument the benchmark programs with a call-back to a specially designed user space scheduler directly before and after each access to a global variable. The result is a multi-threaded program that executes concurrent memory accesses according to a given program schedule. All experiments have been executed on a 4-core Intel Core i5-6500 CPU at 3.2 GHz. We report median values averaged over five runs.

5.1 Infeasible Complete Verification

Even for a moderate number of threads, complete verification, i.e., verification of a program under all possible schedules and inputs, may be infeasible. In particular, IMPARA-C times out (after 72 h) on a corrected variant of the producer consumer problem (Fig. 1) with four producers and four consumers. IMPARA-IMC produces the first IVR \mathcal{R}_1 after 4:29:53 h. A simplification of \mathcal{R}_1 is depicted on the right; it covers all executions in which the threads appear to execute their loop bodies atomically in the order T_1, T_2, \dots, T_8 . While the main bottleneck for IMPARA-C is state explosion and finding many coverings for different schedules, we observe that the main issue to produce \mathcal{R}_1 is to find a single covering that comprises all threads, i.e., to find a fair cycle.

The subsequent IVRs $\mathcal{R}_2, \dots, \mathcal{R}_8$ are found much faster than the first IVR, after 19:31, 12:3, 6:13, 28:0, 9:25, 8:27, and 8:40 min. We stop the model checker after eight IVRs. According to our implementation of *NewSchedule.Start()* in Algorithm 1, IVR \mathcal{R}_i permits, in addition to all executions permitted by \mathcal{R}_{i-1} , those executions in which the threads appear in the order $T_i, T_1, \dots, T_{i-1}, T_{i+1}, \dots, T_8$. Hence, \mathcal{R}_8 gives the scheduler more freedom than \mathcal{R}_1 , which may result in a better execution performance, e.g., because a producer which has its item available earlier does not have to wait for all previous producers.



¹ E.g., Pthread mutexes, some uses of the address-of operator, and reuse of the same function by several threads are not supported. We solve these issues by rewriting our benchmark programs so that IMPARA handles them correctly and their intuitive semantics is not changed. We will publish our modifications to IMPARA, including two bug fixes.

5.2 Deadlocks

A common issue with multi-threaded programs are deadlocks, which may occur when multiple mutexes are acquired in a wrong order, as in the program on

<pre> 1 Thread T₁: 2 while true: 3 lock(mutex1) 4 lock(mutex2) 5 execute_critical_section() 6 unlock(mutex2) 7 unlock(mutex1) </pre>	<pre> 8 Thread T₂: 9 while true: 10 lock(mutex2) 11 lock(mutex1) 12 execute_critical_section() 13 unlock(mutex2) 14 unlock(mutex1) </pre>
---	---

the right, in which two threads use two mutexes to protect their critical sections. A deadlock is reached, e.g., when T_2 acquires `mutex2` directly after T_1 has acquired `mutex1`. A monolithic verification approach would try to verify one or more executions and, as soon as a deadlock is found, report the execution that leads to the deadlock as a counterexample. With manual intervention, this counterexample can be inspected in order to identify and fix the bug.


In contrast, IMPARA-IMC logs both safe and unsafe IVRs. The first IVR found in this example covers all executions in which Threads 1 and 2 execute their loop bodies in turns, with Thread 1 beginning. As expected, executing the program with enforcing the first program schedule never leads to a deadlock. Executing the uninstrumented program (without scheduling constraints) leads to a deadlock after only a few hundred loop iterations. Hence, IMC enables to safely use the program deadlock-free and without manual intervention.

5.3 Race Conditions Through Erroneous Synchronization

<pre> 1 Threads 2 T₁: while true: produce() 3 T₂: while true: produce() 4 T₃: while true: consume() 5 T₄: while true: consume() </pre>	<pre> 6 produce: 7 if buffer_is_not_full(): 8 lock() 9 assert buffer_is_not_full() 10 add_item() 11 unlock() </pre>	<pre> 12 consume: 13 if buffer_is_not_empty(): 14 lock() 15 assert buffer_is_not_empty() 16 remove_item() 17 unlock() </pre>
--	---	--

The above program shows a variant of the producer-consumer problem with two producers and two consumers which uses erroneous synchronization: both the `produce` and `consume` check the amount of free space without acquiring the mutex first. For example, a buffer underflow occurs if the buffer contains only one item and the two consumers concurrently find that the buffer is not empty; although the buffer becomes empty after the first consumer has removed the last item, the second consumer tries to remove another item.

The first IVR found by IMPARA-IMC is depicted simplified on the right. The simplification merges all individual edges of a procedure into a single edge, which is possible as IMPARA-IMC does not apply context switches inside of procedures during the first iteration. Since both procedures appear to be executed atomically, no assertion violation is found during the first iteration. We ran the program with a program schedule corresponding to the first IVR. As expected, we have not observed any assertion violations.



5.4 Declarative Synchronization

Figure 3 shows an extension of a benchmark used in [15], which is a simplified extract of the multi-threaded Frangipani file system. The program uses a time-varying mutex: depending on the current value of the `busy` bit, a disk block is protected by `m_busy` or `m_inode`. We want to evaluate whether we can use IMPARA-IMC to generate safe program schedules even if all mutexes are (intentionally) removed from the program.

1 Variables:	8 Thread T_1 :	18 Thread T_2 :	24 Thread T_3 :
2 int block	9 while true:	19 while true:	25 while true:
3 boolean busy	10 lock(m_inode)	20 lock(m_busy)	26 lock(m_inode)
4 boolean inode	11 if not inode:	21 if not busy:	27 lock(m_busy)
5 mutex m_inode	12 lock(m_busy)	22 block := 0	28 inode := false
6 mutex m_busy	13 busy := true	23 unlock (m_busy)	29 busy := false
7 Initially: inode = busy	14 unlock(m_busy)		30 unlock(m_inode)
	15 inode := true		31 unlock(m_busy)
	16 block := 1		
	17 unlock(m_inode)		

Fig. 3. The file system benchmark

1 Thread T_1 :	10 Thread T_2 :	17 Thread T_3 :
2 while true:	11 while true:	18 while true:
3 if not inode:	12 if not busy:	19 atomic-begin
4 busy := true	13 atomic-begin	20 assume inode = busy
5 inode := true	14 assume not busy	21 inode := false
6 atomic-begin	15 block := 0	22 busy := false
7 assume inode and busy	16 atomic-end	23 atomic-end
8 block := 1		
9 atomic-end		

Fig. 4. The file system benchmark with synchronization constraints in assume statements

For this purpose, we use a variant of the file system benchmark where all mutexes are removed and synchronization constraints are declared as assume statements, shown in Fig. 4. It is sufficient to assure for T_1 that the block is written only if it is allocated, i.e., both `inode` and `busy` are true. For T_2 , it is sufficient to assure that the block is only reset if it is not busy, i.e., `busy = false`. Finally, for T_3 , it is necessary to assure that the block is deallocated only if it is already deallocated or fully allocated, i.e., `inode = busy`.

Running IMPARA-IMC on the file system benchmark without mutexes yields a first program schedule that schedules T_1, T_2, T_3 repeatedly in this order, according to our simple heuristic for an initial IVR. However, although all executions permitted by this schedule are fair, the if-condition of T_2 always evaluates to false and T_2 never performs useful work. To obtain a more useful schedule, we inform the model checker

1 Thread T'_2 :
2 while true:
3 atomic-begin
4 assume not busy
5 block := 0
6 atomic-end

that the (omitted) else-branch of Thread T_2 is not useful. We encode this information by inserting `else: assume false`. After simplifying the code, we obtain T'_2 as depicted on the right. For the updated code, IMPARA-IMC yields a first scheduler that schedules T_3 before T_2 before T_1 , so that all threads perform useful work.

5.5 Performance

Table 1 shows the performance impact of enforcing IVRs on several correct programs. Each program is model-checked once until the first IVR (IMPARA-IMC) and once completely (IMPARA-C). As a baseline, the program is run without schedule enforcement (unconstrained). The first IVR is enforced without (Opt0), and with optimizations (Opt1, Opt2). Opt1 applies POR and omits operations on synchronization objects (mutexes, barriers).² Opt2 uses, in addition to Opt1, longer section schedules (by replicating a section eight times) and stronger partial-order reduction that identifies independent accesses to distinct indices of an array. Additionally, for the producer-consumer benchmark, we apply a compiler-like optimization, removing and reordering events to reduce the number of constraints.³ Both Opt1 and Opt2 enable the concurrent execution of more memory accesses, e.g., because the beginning of a critical section can already be executed before a thread arrives at a constrained access that has to wait. The schedules for each benchmark (Opt0–Opt2) are obtained from the first IVR. As all benchmarks use unbounded loops, we measure the execution time performance by counting useful (i.e., with a successful concurrent access such as a produced item) loop iterations and terminating the execution after 2 s.

Table 1. Experimental results (to: timeout, rounded to full seconds). Performance is measured in number of useful (e.g., with a successful concurrent access such as a produced item) loop iterations within a time limit of 2 s.

Benchmark	Model checking		Performance (higher is better)			
	Time 1st IVR	IMPARA-C	Opt0	Opt1	Opt2	Unconstr
prod.-cons. 1p 1c	2 m 0 s	to (72 h)	4 864 489	7 466 093	11 370 258	8 199 202
prod.-cons. 2p 2c	23 m 47 s	to (72 h)	3 400 187	5 959 041	8 428 598	11 643 208
prod.-cons. 4p 4c	4 h 29 m 53 s	to (72 h)	1 327 063	2 576 695	3 676 876	7 210 796
double lock 1 ms	0 s	0 s	1 845	1 834	3 217	1 797
file system	0 s	0 s	3 667	4 877 035	6 705 672	23 822 129
barrier	1 s	4 m 14 s	1 238 720	8 285 228	14 586 849	1 077 907

We use the producer-consumer implementation (with correct synchronization and buffer size 1000) from SV-COMP [1] (stack.safe), modified with an

² As enforcing an IVR is redundant to synchronization over existing mutexes and barriers, omitting them is safe.

³ Opt2 follows a general algorithm, however we do not automate our implementation of Opt2, as it would be a large effort to implement compiler optimizations. Our implementation of Opt1 is automated.

unbounded loop and with 1, 2, and 4 producers and consumers. The double lock benchmark is a corrected version (lock operations in T_2 reversed) of the deadlock benchmark (Sect. 5.2), where the critical section is simulated by sleeping for 1 ms; the uncorrected version reached a deadlock after only 172 loop iterations. The file system benchmark from SV-COMP (time_var_mutex_safe) is extended with a third thread and again with unbounded loops as in Sect. 5.4. The barrier benchmark uses two barriers to implement ring communication between threads.

As the model checking columns of Table 1 show, IMPARA-IMC finds the first IVR often much faster than or at least as fast as it takes IMPARA-C for complete model checking; it can produce an IVR even for our largest benchmarks, where IMPARA-C times out. For a buffer size of 5, IMPARA-C can verify the producer-consumer benchmark even with eight threads but again, IMPARA-IMC is considerably faster in finding the first IVR. Subsequent IVRs were generated considerably faster than the first IVR, which might be caused by caching of facts in the model checker.

Somewhat surprisingly, some benchmarks are slower when executed unconstrained. We conjecture that this is caused by more memory accesses being executed in parallel under Opt2. In all but one cases, Opt2 is considerably faster than Opt1, which is considerably faster than Opt0. The highest overhead is observed for the file system benchmark, where Opt2 is about 3.5 times slower than the unconstrained execution. We conjecture that the high overhead here stems from an unequal distribution of loop iterations among threads, when executed unconstrained: the loop body of T_2 was executed nearly 100 times more frequently than T_1 , while it is shorter and probably faster. Opt0–Opt2 execute all threads nearly balanced. In addition to the Pthread barriers used in the barrier benchmark, we tried a variant with busy waiting barriers, where the unconstrained execution showed a performance of 13 567 135, which is still slower than Opt2. When the buffer size of the producer-consumer benchmark with eight threads is reduced to 5, the performance of unconstrained executions decreases to 3 240 136 compared to 3 392 111 with Opt2.

Even in repeated executions of the experiment, the unconstrained variant of double lock showed only “starving” executions in the sense that the second thread was never able to acquire the mutexes before the timeout of 2 s. Hence, the constrained executions improve on the operating system scheduler in terms of a balanced execution of all threads.

In order to compare to the enforcement of *input-covering schedules* [7] (explained in Sect. 6), we measure the overhead of our scheduler implementation on the pfscan benchmark used there. Pfscan is a parallel implementation of grep and uses 1 producer and 2 consumer threads to distribute tasks, consisting of reading and searching a file for a given query. As input, we use 8 files with 100 MB of random content each. We evaluate 4 different schedules⁴, which show an overhead between 3% and 10% (with Opt2). Hence, IVRs can perform much better than input-covering schedules (60% overhead reported in [7]).

⁴ As IMPARA cannot handle several features used by pfscan (such as condition variables, structs, and standard output), we manually generate initial IVRs.

6 Related Work

Unbounded model checking [18, 20, 32, 39] is a technique to verify the correctness of potentially non-terminating programs. In our setting, we deploy algorithms that use abstract reachability trees (ARTs) [21, 28, 39] to represent the already explored state space and schedules, and perform this exploration in a forward manner. Instead of discarding an ART after an unsuccessful attempt to verify a program, we use the ART to extract safe schedules.

Conditional model checking [8] reuses arbitrary intermediate verification results. In contrast to our approach, they are not guaranteed to prove the safety of a program that is functional under all inputs and does not enforce the pre-conditions (e.g., scheduling constraints) of the intermediate result.

Context bounding [31, 35, 36] eases the model checking problem by bounding the number of context switches. It is limited to finite executions and unlike our approach, does not enforce schedules at runtime.

Automated fence insertion [2, 3, 13, 24, 26] transforms a program that is safe under sequential consistency to a program that is also safe under weaker memory models. While the amount of non-determinism in the ordering of events is reduced, non-determinism due to scheduling can not be influenced. Synchronization synthesis [19] inserts synchronization primitives in order to prevent incorrect executions, but may introduce deadlocks.

Deterministic multi-threading (DMT) [4, 6, 7, 11, 12, 27, 30, 34] reduces non-determinism due to scheduling in multi-threaded programs. Schedules are chosen dynamically, depending on the explicit input, and can not be enforced by a model checker. Nevertheless, there are combinations with model checking [11] and instances which schedule based on previously recorded executions [12].

We are aware of only one DMT approach that supports symbolic inputs [7]. Similar to our *sections*, *bounded epochs* describe infinite schedules as permutations of finite schedules. Via symbolic execution, an *input-covering* set of schedules is generated, which contains a schedule for each permutation of bounded epochs. As all permutations need to be analyzed (even if they are infeasible), state space explosion through concurrency is only partially avoided; indeed, the experimental evaluation shows that the analysis is infeasible even for five threads when the program has many such permutations. In contrast, we do not require race-freedom, use model checking, sections may contain multiple threads, omit infeasible schedules, and allow a safe execution from the first schedule on, i.e., an IVR can be considerably smaller than an input-covering set of schedules.

Deterministic concurrency requires a program to be deterministic regardless of scheduling. In [37], a deterministic variant of a concurrent program is synthesized based on constraints on conflicts learned by abstract interpretation. In contrast to DMT, symbolic inputs are supported, however no verification of general safety properties is done and the degree of non-determinism is not adjustable, in contrast to IVRs.

Sequentialized programs [14,22,25,32,33,36] emulate the semantics of a multi-threaded program, allowing tools for sequential programs to be used. The amount of possible schedules is either not reduced at all or similar to context bounding.

7 Conclusion

We present a formal framework for using IVRs to extract safe schedules. We state why it is legitimate to constrain scheduling (in contrast to inputs) and formulate general requirements on model checkers in our framework. We instantiate our framework with the IMPACT model checking algorithm and find in our evaluation that it can be used to 1. model check programs that are intractable for monolithic model checkers, 2. safely execute a program, given an IVR, even if there exist unsafe executions, 3. synthesize synchronization via assume statements, and 4. guarantee fair executions. A drawback of enforcing IVRs is a potential execution time overhead, however, in several cases, constrained executions turned out to be even faster than unconstrained executions.

References

1. Benchmark suite of the competition on software verification (SV-COMP). <https://github.com/sosy-lab/sv-benchmarks>
2. Abdulla, P.A., Atig, M.F., Chen, Y.-F., Leonardsson, C., Rezzine, A.: Counterexample guided fence insertion under TSO. In: Flanagan, C., König, B. (eds.) TACAS 2012. LNCS, vol. 7214, pp. 204–219. Springer, Heidelberg (2012). https://doi.org/10.1007/978-3-642-28756-5_15
3. Abdulla, P.A., Atig, M.F., Chen, Y.-F., Leonardsson, C., Rezzine, A.: MEMORAX, a precise and sound tool for automatic fence insertion under TSO. In: Piterman, N., Smolka, S.A. (eds.) TACAS 2013. LNCS, vol. 7795, pp. 530–536. Springer, Heidelberg (2013). https://doi.org/10.1007/978-3-642-36742-7_37
4. Aviram, A., Weng, S., Hu, S., Ford, B.: Efficient system-enforced deterministic parallelism. In: OSDI. USENIX Association (2010)
5. Baier, C., Katoen, J.P.: Principles of Model Checking. MIT Press, Cambridge (2008)
6. Bergan, T., Anderson, O., Devietti, J., Ceze, L., Grossman, D.: CoreDet: a compiler and runtime system for deterministic multithreaded execution. In: ASPLOS. ACM (2010)
7. Bergan, T., Ceze, L., Grossman, D.: Input-covering schedules for multithreaded programs. In: OOPSLA (2013)
8. Beyer, D., Henzinger, T.A., Keremoglu, M.E., Wendler, P.: Conditional model checking: a technique to pass information between verifiers. In: FSE. ACM (2012)
9. Beyer, D., Keremoglu, M.E.: CPACHECKER: a tool for configurable software verification. In: Gopalakrishnan, G., Qadeer, S. (eds.) CAV 2011. LNCS, vol. 6806, pp. 184–190. Springer, Heidelberg (2011). https://doi.org/10.1007/978-3-642-22110-1_16
10. Clarke, E.M., Grumberg, O., Minea, M., Peled, D.: State space reduction using partial order techniques. STTT 2(3), 279–287 (1999)

11. Cui, H., et al.: Parrot: a practical runtime for deterministic, stable, and reliable threads. In: SOSP. ACM (2013)
12. Cui, H., Wu, J., Gallagher, J., Guo, H., Yang, J.: Efficient deterministic multi-threading through schedule relaxation. In: SOSP. ACM (2011)
13. Fang, X., Lee, J., Midkiff, S.P.: Automatic fence insertion for shared memory multiprocessing. In: ICS. ACM (2003)
14. Fischer, B., Inverso, O., Parlato, G.: CSeq: a concurrency pre-processor for sequential C verification tools. In: ASE. IEEE (2013)
15. Flanagan, C., Freund, S.N., Qadeer, S.: Thread-modular verification for shared-memory programs. In: Le Métayer, D. (ed.) ESOP 2002. LNCS, vol. 2305, pp. 262–277. Springer, Heidelberg (2002). https://doi.org/10.1007/3-540-45927-8_19
16. Flanagan, C., Godefroid, P.: Dynamic partial-order reduction for model checking software. In: POPL. ACM (2005)
17. Godefroid, P. (ed.): Partial-Order Methods for the Verification of Concurrent Systems - An Approach to the State-Explosion Problem. LNCS, vol. 1032. Springer, Heidelberg (1996). <https://doi.org/10.1007/3-540-60761-7>
18. Günther, H., Laarman, A., Sokolova, A., Weissenbacher, G.: Dynamic reductions for model checking concurrent software. In: Bouajjani, A., Monniaux, D. (eds.) VMCAI 2017. LNCS, vol. 10145, pp. 246–265. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-52234-0_14
19. Gupta, A., Henzinger, T.A., Radhakrishna, A., Samanta, R., Tarrach, T.: Succinct representation of concurrent trace sets. In: POPL. ACM (2015)
20. Henzinger, T.A., Jhala, R., Majumdar, R.: Race checking by context inference. In: PLDI. ACM (2004)
21. Henzinger, T.A., Jhala, R., Majumdar, R., Sutre, G.: Lazy abstraction. In: POPL, pp. 58–70. ACM (2002)
22. Inverso, O., Tomasco, E., Fischer, B., La Torre, S., Parlato, G.: Bounded model checking of multi-threaded C programs via lazy sequentialization. In: Biere, A., Bloem, R. (eds.) CAV 2014. LNCS, vol. 8559, pp. 585–602. Springer, Cham (2014). https://doi.org/10.1007/978-3-319-08867-9_39
23. Kroening, D., Weissenbacher, G.: Interpolation-based software verification with WOLVERINE. In: Gopalakrishnan, G., Qadeer, S. (eds.) CAV 2011. LNCS, vol. 6806, pp. 573–578. Springer, Heidelberg (2011). https://doi.org/10.1007/978-3-642-22110-1_45
24. Kuperstein, M., Vechev, M.T., Yahav, E.: Automatic inference of memory fences. In: FMCAD. IEEE (2010)
25. Lal, A., Reps, T.W.: Reducing concurrent analysis under a context bound to sequential analysis. *Formal Methods Syst. Des.* **35**(1), 73–97 (2009)
26. Linden, A., Wolper, P.: A verification-based approach to memory fence insertion in PSO memory systems. In: Piterman, N., Smolka, S.A. (eds.) TACAS 2013. LNCS, vol. 7795, pp. 339–353. Springer, Heidelberg (2013). https://doi.org/10.1007/978-3-642-36742-7_24
27. Liu, T., Curtsinger, C., Berger, E.D.: DTHREADS: efficient deterministic multi-threading. In: SOSP. ACM (2011)
28. McMillan, K.L.: Lazy abstraction with interpolants. In: Ball, T., Jones, R.B. (eds.) CAV 2006. LNCS, vol. 4144, pp. 123–136. Springer, Heidelberg (2006). https://doi.org/10.1007/11817963_14
29. Metzler, P., Saissi, H., Bokor, P., Suri, N.: Quick verification of concurrent programs by iteratively relaxed scheduling. In: ASE. IEEE Computer Society (2017)

30. Mushtaq, H., Al-Ars, Z., Bertels, K.: DetLock: portable and efficient deterministic execution for shared memory multicore systems. In: High Performance Computing, Networking Storage and Analysis. IEEE (2012)
31. Musuvathi, M., Qadeer, S.: Iterative context bounding for systematic testing of multithreaded programs. In: PLDI. ACM (2007)
32. Nguyen, T.L., Fischer, B., La Torre, S., Parlato, G.: Lazy sequentialization for the safety verification of unbounded concurrent programs. In: Artho, C., Legay, A., Peled, D. (eds.) ATVA 2016. LNCS, vol. 9938, pp. 174–191. Springer, Cham (2016). https://doi.org/10.1007/978-3-319-46520-3_12
33. Nguyen, T.L., Schrammel, P., Fischer, B., La Torre, S., Parlato, G.: Parallel bug-finding in concurrent programs via reduced interleaving instances. In: ASE. IEEE Computer Society (2017)
34. Olszewski, M., Ansel, J., Amarasinghe, S.P.: Kendo: efficient deterministic multi-threading in software. In: ASPLOS (2009)
35. Qadeer, S., Rehof, J.: Context-bounded model checking of concurrent software. In: Halbwachs, N., Zuck, L.D. (eds.) TACAS 2005. LNCS, vol. 3440, pp. 93–107. Springer, Heidelberg (2005). https://doi.org/10.1007/978-3-540-31980-1_7
36. Qadeer, S., Wu, D.: KISS: keep it simple and sequential. In: PLDI. ACM (2004)
37. Raychev, V., Vechev, M., Yahav, E.: Automatic synthesis of deterministic concurrency. In: Logozzo, F., Fähndrich, M. (eds.) SAS 2013. LNCS, vol. 7935, pp. 283–303. Springer, Heidelberg (2013). https://doi.org/10.1007/978-3-642-38856-9_16
38. Valmari, A.: The state explosion problem. In: Reisig, W., Rozenberg, G. (eds.) ACPN 1996. LNCS, vol. 1491, pp. 429–528. Springer, Heidelberg (1998). https://doi.org/10.1007/3-540-65306-6_21
39. Wachter, B., Kroening, D., Ouaknine, J.: Verifying multi-threaded software with impact. In: FMCAD. IEEE (2013)