Poster Open Access

A FPGA Implementation Study of Successive Cancellation List=2 Polar Decoder

Sezer, E. Göksu; Arikan, Erdal


JSON-LD (schema.org) Export

{
  "description": "<p>It is foreseen that for some of the beyond-5G&nbsp;applications, there will be demand for data rates up to 1&nbsp;Tb/s [1]. Polar codes, introduced in [2], is one of the&nbsp;leading code classes for beyond-5G applications for&nbsp;reaching mentioned high throughputs with limited area&nbsp;and power consumption. Therefore polar code&nbsp;implementations, especially successive cancellation (SC),&nbsp;to reach high data rates is frequently studied subject.&nbsp;This study uses the successive cancellation list decoding&nbsp;[3] (SCL) polar decoder for list length equal to 2. The&nbsp;decoder is implemented on Xilinx Virtex-7 Ultrascale+FPGA available on the Amazon Web Services. Results of&nbsp;our study yields promising results towards reaching high&nbsp;throughput values within the EPIC project limits when the&nbsp;results are scaled to 7nm ASIC.</p>", 
  "license": "https://creativecommons.org/licenses/by/4.0/legalcode", 
  "creator": [
    {
      "affiliation": "Polaran Ltd.", 
      "@type": "Person", 
      "name": "Sezer, E. G\u00f6ksu"
    }, 
    {
      "affiliation": "Polaran Ltd.", 
      "@type": "Person", 
      "name": "Arikan, Erdal"
    }
  ], 
  "url": "https://zenodo.org/record/3565305", 
  "datePublished": "2019-12-06", 
  "keywords": [
    "Polar Codes"
  ], 
  "@context": "https://schema.org/", 
  "identifier": "https://doi.org/10.5281/zenodo.3565305", 
  "@id": "https://doi.org/10.5281/zenodo.3565305", 
  "@type": "CreativeWork", 
  "name": "A FPGA Implementation Study of Successive Cancellation List=2 Polar Decoder"
}
48
71
views
downloads
All versions This version
Views 4848
Downloads 7171
Data volume 62.0 MB62.0 MB
Unique views 4444
Unique downloads 6565

Share

Cite as