Journal article Open Access

# Verilog-A model of ferroelectric memristors dedicated to neuromorphic design

Charly Meyer; André Chanthbouala; Sören Boyn; Jean Tomas; Vincent Garcia; Manuel Bibes; Stephane Fusil; Julie Grollier; Sylvain Saighi

### Dublin Core Export

<?xml version='1.0' encoding='utf-8'?>
<oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:creator>Charly Meyer</dc:creator>
<dc:creator>André Chanthbouala</dc:creator>
<dc:creator>Sören Boyn</dc:creator>
<dc:creator>Jean Tomas</dc:creator>
<dc:creator>Vincent Garcia</dc:creator>
<dc:creator>Manuel Bibes</dc:creator>
<dc:creator>Stephane Fusil</dc:creator>
<dc:creator>Julie Grollier</dc:creator>
<dc:creator>Sylvain Saighi</dc:creator>
<dc:date>2018-12-12</dc:date>
<dc:description>Artificial neural networks (ANN) are well known for performing Recognition, Data mining and Synthesis (RMS) tasks. However, the most famous ANNs are software implemented on computers that never take into account the power consumption management. Chip designers are aiming at low-power consumption by developing the neuromorphic engineering field. The goal is to design and produce neuralinspired architectures allowing energy-efficient computation systems. One decade ago, neuromorphic engineering had a renewal of interest, in particular due to the unveiled memristive devices. Indeed, memristors own all the features necessary in order to play the role of plastic synapses in ANNs. Among all memristive technologies, ferroelectric devices present an important advantage for low power systems: their high resistance which implies low current. In this paper, we will present a Verilog-A model of ferroelectric memristors. This model is based on measurements and therefore takes into account the variability of devices in terms of RON, ROFF and switching characteristics. This realistic model will be helpful for designing neuromorphic systems based on these devices. Finally, we will present some Cadence simulations of learning in small neural networks composed of CMOS neurons and memristive synapses.</dc:description>
<dc:identifier>https://zenodo.org/record/3377118</dc:identifier>
<dc:identifier>10.1109/ICECS.2018.8618054</dc:identifier>
<dc:identifier>oai:zenodo.org:3377118</dc:identifier>
<dc:language>eng</dc:language>
<dc:relation>info:eu-repo/grantAgreement/EC/H2020/732642/</dc:relation>
<dc:relation>url:https://zenodo.org/communities/ulpec-h2020</dc:relation>
<dc:rights>info:eu-repo/semantics/openAccess</dc:rights>
<dc:subject>Verilog-A model</dc:subject>
<dc:subject>ferroelectric memristor</dc:subject>
<dc:subject>neuromorphic</dc:subject>
<dc:subject>spiking neural network</dc:subject>
<dc:title>Verilog-A model of ferroelectric memristors dedicated to neuromorphic design</dc:title>
<dc:type>info:eu-repo/semantics/article</dc:type>
<dc:type>publication-article</dc:type>
</oai_dc:dc>

80
74
views