Conference paper Open Access
Albrecht, Martin R.; Hanser, Christian; Höller, Andrea; Pöppelmann, Thomas; Virdia, Fernando; Wallner, Andreas
We repurpose existing RSA/ECC co-processors for (ideal) lattice-based cryptography by exploiting the availability of fast long integer multiplication. Such co-processors are deployed in smart cards in passports and identity cards, secured microcontrollers and hardware
security modules (HSM). In particular, we demonstrate an implementation of a variant of the Module-LWE-based Kyber Key Encapsulation Mechanism (KEM) that is tailored for optimal performance on a commercially available smart card chip (SLE 78). To benefit from the RSA/ECC co-processor we use Kronecker substitution in combination with schoolbook and Karatsuba polynomial multiplication. Moreover, we speed-up symmetric operations in our Kyber variant using the AES co-processor to implement a PRNG and a SHA-256 co-processor to realise hash functions. This allows us to execute CCA-secure Kyber768 key generation in 79.6ms, encapsulation in 102.4 ms and decapsulation in 132.7 ms.
Name | Size | |
---|---|---|
01-Learning-errors-RSA-Co-Processors.pdf
md5:2e2d292a33147c565c0559e51208d2d5 |
786.7 kB | Download |
All versions | This version | |
---|---|---|
Views | 224 | 224 |
Downloads | 133 | 133 |
Data volume | 104.6 MB | 104.6 MB |
Unique views | 209 | 209 |
Unique downloads | 123 | 123 |