Journal article Open Access

Reduction of Leakage Power in Digital Logic Circuits Using Stacking Technique in 45 Nanometer Regime

P.K. Sharma; B. Bhargava; S. Akashe

Power dissipation due to leakage current in the digital circuits is a biggest factor which is considered specially while designing nanoscale circuits. This paper is exploring the ideas of reducing leakage current in static CMOS circuits by stacking the transistors in increasing numbers. Clearly it means that the stacking of OFF transistors in large numbers result a significant reduction in power dissipation. Increase in source voltage of NMOS transistor minimizes the leakage current. Thus stacking technique makes circuit with minimum power dissipation losses due to leakage current. Also some of digital circuits such as full adder, D flip flop and 6T SRAM have been simulated in this paper, with the application of reduction technique on ‘cadence virtuoso tool’ using specter at 45nm technology with supply voltage 0.7V.

Files (242.6 kB)
Name Size
17356.pdf
md5:9e816bfb08ba41eacf4d0f8d6ea2d3f2
242.6 kB Download
1
2
views
downloads
All versions This version
Views 11
Downloads 22
Data volume 485.2 kB485.2 kB
Unique views 11
Unique downloads 22

Share

Cite as