

Transient Enhanced LDO Voltage Regulator with Improved Feed Forward Path Compensation

Suresh Alapati, Sreehari Rao Patri, K. S. R. Krishna Prasad

Abstract—An ultra-low power capacitor less low-dropout voltage regulator with improved transient response using gain enhanced feed forward path compensation is presented in this paper. It is based on a cascade of a voltage amplifier and a transconductor stage in the feed forward path with regular error amplifier to form a composite gain-enhanced feed forward stage. It broadens the gain bandwidth and thus improves the transient response without substantial increase in power consumption. The proposed LDO, designed for a maximum output current of 100 mA in UMC 180 nm, requires a quiescent current of 69 μ A. An undershoot of 153.79mV for a load current changes from 0mA to 100mA and an overshoot of 196.24mV for current change of 100mA to 0mA. The settling time is approximately 1.1 μ s for the output voltage undershooting case. The load regulation is of 2.77 μ V/mA at load current of 100mA. Reference voltage is generated by using an accurate band gap reference circuit of 0.8V. The costly features of SOC such as total chip area and power consumption is drastically reduced by the use of only a total compensation capacitance of 6pF while consuming power consumption of 0.096 mW.

Keywords—Capacitor-less LDO, frequency compensation, Transient response, latch, self-biased differential amplifier.

I. INTRODUCTION

THE market demand for portable consumer electronics products like laptops, smart phones, video cameras, tablets is exponentially growing. The different blocks of these products demand for increased processing power for a longer period of time and switching functionality response to signal variations [1]. Power Management being an essential requirement, and as part of solution, is rapidly changing in order to meet these rigorous demands. Low drop out voltage regulators (LDOs) being essential part of power management unit meet the demands by reducing the quiescent current consumption and footprint area of the chip [2].

Although, conventional voltage regulators has the advantage of lower voltage operation and higher power efficiency but its larger output capacitor of microfarad range creates a low frequency pole which acts as dominant pole and slows down the dynamic response behavior [3], [4]. Capacitor less LDO constituting internal capacitor of range of ten to hundreds of picofarad being the alternative aims to circumvent the non-desirable characteristics of conventional LDO and achieves the best performance in terms of power consumption

Suresh Alapati is with the National Institute of Technology Warangal, Warangal - 506004, India (Phone: +91-9491364575; e-mail: suresh_nitw@nitw.ac.in).

Sreehari Rao Patri and K.S.R Krishna Prasad are with the National Institute of Technology Warangal, Warangal - 506004, India (e-mail: patri@nitw.ac.in, krish@nitw.ac.in).

and chip area. However, the stability of system is degraded as pole set by smaller capacitor is no longer the dominant one. The dominant pole depends on the topology set by the error amplifier or buffer connected to the pass device gate. The shift of dominant pole and zero back to location below unity gain frequency (UGF) and non-dominant poles put forth beyond UGF attains the stability of system. Thus, a frequency compensation scheme maintaining system for the full range of load current is in great need. Much research has been conducted on different compensation topologies and techniques for LDO stabilization without the large external capacitor. All of the presented strategies rely on detecting the output current or voltage and applying suitably to the gate of pass transistor for performance improvement.

Nested miller compensation topologies employing compensation capacitors in the feedback loop for the three stages amplifier attains desired phase margin and transient response but trade-offs between bandwidth and slew rate takes place [5]. They employed 500pF capacitor at the output node for stability purpose but not suitable for low power environment. Surkanti's and Kwok's studies [6], [7] revealed that by cancelling the effect of existent out pole by determining its location and dynamically adding a zero over it using Resistor-Capacitor (RC) series connected to the gate of the pass device. This achieves greater bandwidth for a suitable phase margin and also improves slew rate. However, complexity, quiescent current and silicon area are significantly higher.

The technique reported by Leung [8], [9] relies on pole splitting compensation technique that assures that the zero of the system is well below the UGF and high frequency poles are at least three times larger than UGF. The concept utilized is to use the transconductance of pass device and low output node capacitance for achieving stability but the achieving of large transconductance of pass transistor in drop out condition is extremely difficult to be achieved and involved extra stages which increases the complexity. However, this topology achieves higher bandwidths than the other techniques presented for a given low quiescent current.

The topology represented by Ming [10] concept involves injecting more transient current in the biasing circuitry adaptively. As, the biasing current is controlled by the capacitive coupling path precise adjustment is required for proper operation. The adaptive biasing will provide higher bandwidth and a larger slew rate. But, the fast transient current injected in the bias circuitry will increase the quiescent current of the LDO demanding more compensation at times and added complexity.

In feed forward-based LDO, maintaining high bandwidth for faster transient response needs substantial increase of feed forward transconductance for counteracting the right-hand plane (RHP) zero, and hence, higher power consumption. The reported topologies may not be suitable for tradeoff between gain bandwidth and power dissipation at the same time. Based on these observations, this raises the motivation in devising an improved compensation methodology to meet the challenges for low-power bandwidth efficiency as well as small silicon area.

To achieve the objectives, apart from a class AB error amplifier employed for improved performance in the basic feedback loop, a feed forward path constituting wideband gain enhanced voltage amplifier with low impedance in series with a transconductance stage is used. Hence, the overall feed forward transconductance is enhanced by a gain factor of A_v . The resultant of which improves the amplifier performance on maximizing bandwidth at the low power constraint together with only small compensation capacitance, to keep the amplifier stable. The proposed technique and its analysis are described in Section II. Section III details the implementation of the structure. This is then followed by results, and performance comparisons in Section IV. Finally, the concluding remarks are given in Section V.

II. PROPOSED LDO TOPOLOGY




Fig. 1 Block diagram of the proposed LDO voltage regulator

The proposed block diagram of the closed loop LDO voltage Regulator with gain enhanced feed forward path compensation is shown in Fig. 1. It consists of two stage error amplifier of class AB structure with enhanced slew rate features embedded. The gm_1 , gm_2 , gm_f represent the transconductance of the stages. The output equivalent resistances and equivalent capacitances are R_1 , R_2 , R_3 , R_4 and C_1 , C_2 , C_3 and C_4 respectively. The pass transistor transconductance is g_{mp} and output resistances are R_{f1} and

R_{f2} . The basic loop along with fast reacting loop act together to enhance the transient response of LDO.

III. PROPOSED TRANSISTOR LEVEL IMPLEMENTATION

The transistor level implementation of the proposed LDO is shown in Fig. 2. The error amplifier constitute transistors M_0 - M_6 , M_{21} , M_{22} and capacitors c_1, c_2, c_3 while M_7 - M_{24} constitute high gain broadband width amplifier and transconductance gm_f . The pass transistor is represented by M_p while feedback resistances by R_{f1} and R_{f2} .

The slew rate of error amplifier is primarily limited by the input stage current and the compensation capacitors usage for maintaining stability. Further, the conventional error amplifiers employed in state of art LDOs operate as class A amplifiers which limit their slew rate. The capacitor less LDOs requiring high slew rate at the gate of pass transistor for good transient response, need to have amplifiers operating in class AB. The proposed circuit modification provides means for achieving this by employing low value of total compensation capacitance and less power consumption.

As the load current changes from 0 to 100 mA, output voltage experiences undershoot. The sampled voltage is feedback back to the input gate of transistor M_1 . Due to differential action a current nearly equal to $2I$ flows to the gate of pass transistor through two paths. First, it flows through C_1 whose value is chosen deliberately to be much larger than C_2 . This drives the gate capacitance of pass transistor forcing M_5 to be relatively cutoff due to transient voltage. Then, for a short interval, the charge stored in the gate capacitance of pass transistor raises the source potential of transistor M_{22} but not sufficiently high to turn it on. As a result, the slew rate at the gate of pass transistor is moderate enough. Second, M_6 current has risen in the meantime due to the capacitor c_2 acting as low impedance for the large transients; so the slewing is little faster. As the threshold of transistor M_{22} is passed slew rate gets limited by the total miller capacitance across M_6 rather than the gate capacitance of pass transistor. The M_{22} transistor acting as switch shorted the gate of M_5 and M_6 and the total transconductance at the output stage of error amplifier is increased ($gm_5 + gm_6$). It is to be noted that M_{22} will go into conduction before M_3 enters triode region mode; therefore, the $2I$ current drive will be substantially maintained by M_3 for operation [11].

The feed forward path of error amplifier and pass transistor does improve the slew rate at the gate of pass transistor for transients of low magnitude undershoot. But for large transients, the second feed forward path constituting gain enhanced voltage amplifier driving a transconductor is utilized to drive the gate of pass transistor which acts a fast reacting path to substantially reduce the transients.




Fig. 2 Schematic of the proposed LDO voltage regulator

In order to achieve bandwidth and area efficient amplification, the voltage-gain stage should have the attributes of low power, broad bandwidth and high gain as well as small silicon area. This is achieved by using transistors M17-M18 transistors as broadband width amplifier. If the input to the amplifier from feedback is slightly larger than V_{ref} , then the function of further stages is to amplify the input with as little per stage as possible. The role of transistors M9 and M11 is to build up the initial change to a sufficient large value and then apply it to latch which further enhances the gain to significant value in a short span of time.

But, the output of latch should drive a large value of capacitance at the gate of pass transistor which is not sufficient. In this case, it is advisable to follow the latch by circuits that can quickly generate large amounts of current [12].

A conventional CMOS differential amplifier cannot provide switching currents that exceed the quiescent current set by the current-source device set by the M20 which operates in saturation region. The capability of supplying momentarily large current pulses makes this M19-M24 especially suitable for rapidly charging and discharging the gate capacitance without at the same time consuming inordinate amounts of power [13].

IV. SIMULATION RESULTS

The proposed LDO voltage regulator has been simulated with $0.18\mu\text{m}$ CMOS technology. The compensation capacitor $c1$, $c2$, $c3$ is of small value of 1, 4, 3pF respectively. The feedback resistors R_{fb1} , R_{fb2} are 30 k Ω and 60 k Ω respectively. The output voltage is 1.4V while the reference

voltage is 800 mV generated using band gap reference circuit.

A. Transient Response




Fig. 3 Load current transient

The simulation was performed at the minimum dropout voltage where the output current quickly (rise/fall time=1 μs) varied from 0 mA to 100 mA.

An undershoot of 153.79mV and 196.24mV can be observed for the load current change of 0 to 100mA.




Fig. 4 Settling time of transient response

The settling time, as shown in Fig. 4, is approximately 1.1 μ s for the output voltage undershoot case.

B. Frequency Response and Phase Margin




Fig. 5 Gain and phase response

The frequency response of the proposed LDO is presented in Fig. 5. With the load current 100mA, the UGF is 4.742 MHz; the loop gain is around 68.0dB, and phase margin of 77.93°. Simulation results exhibit the existence of single dominant pole within UGF. The minimum phase margin is always larger than 50° for the entire load current range, thus, the stability of the closed loop is ensured.

C. Transient Response




Fig. 6 Load Regulation

The output voltage is around 1.8V when the load current varies from 0 to 100 mA, with load regulation of 2.77 μ V/mA at 100mA load current.

TABLE I
COMPARISON OF THE CAPACITOR-LESS LDO TOPOLOGY AGAINST THE STATE OF ART

Reference	[14]	[15]	[16]	[17]	[18]	[This work]
Year	2009	2011	2012	2013	2014	2014
Tech. (μ m)	0.35	0.18	0.35	0.11	0.18	0.18
Voltage drop (mV)	200	200	150	200	200	200
Cout (pF)	100	0-100	100	40	100	100
Load	1.8	19.54	80	108	70	2.77
Regulation (μ V/mA)						
I _{max} (mA)	100	100	100	200	100	100
I _{min} (μ A)	50	0	0	500	0	0
IQ (μ A)	27-270	14-53.5	7	41.5	3.7	69
Δ V _{out} (mV)	500	<399	236	385	277	153.79
Settling time (μ s)	0.3	3.96	0.15	77	6	1.11

V. CONCLUSION

LDO voltage regulator with a gain enhanced feed forward stage to broaden the loop gain bandwidth without increasing power consumption is introduced. With the proposed technique, the transient response is drastically improved and exhibits an undershoot of 153.79mV and overshoot of 196.24mv with a total quiescent current of 65 μ A. The output load transient is recovered within 1.1 μ s. Besides, simulation results have shown good stability with a phase margin of 77.93°, with absence of peaking effect. The improved design will be suitable for SoC applications to reduce power and cost consumption.

REFERENCES

- [1] G. Patounakis, Y. W. Li, and K. Shepard. A fully integrated on-chip DC-DC conversion and power management system. *IEEE Journal of Solid-State Circuits*, 39(3):443–451, March 2004.
- [2] D. Evans, M. McConnel, P. Kawamura, and L. Krug. SoC integration challenges for a power management/analog baseband ic for 3G wireless chipsets. *Proc. Int. Symp. Power Semicond.Devices ICs*, pages 77–80, May 2004.
- [3] P. Hazucha, T. Karnik, A. Bloechel, C. Parsons, D. Finan, and S. Brokar. Area-efficient linear regulator with ultra-fast load regulation. *IEEE Journal of Solid-State Circuits*, 40(4):933–940, April 2005.
- [4] Tsz Yin Man, Philip K. Mok, and M. Chan. A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient-response improvement. *IEEE Transactions on Circuits and Systems – II: Express Briefs*, 54(9):755–759, September 2007.
- [5] S. K. Lau, P. K. T. Mok, and K. N. Leung. A low-dropout regulator for SoC with q-reduction. *IEEE Journal Solid-State Circuits*, 42(3):658–664, March 2007.
- [6] P.R. Surkanti, A. Garimella, and P.M. Furth. Pole-zero analysis of multi-stage amplifiers: A tutorial overview. *IEEE 54th Int. Midwest Symp. on Circuits and Systems*, pages 1–4, August 2011.
- [7] Ka Chun Kwok and P. K. T. Mok. Pole-zero tracking frequency compensation for low dropout regulator. *IEEE Int. Symp. on Circuits and Systems*, 4:735–738, May 2002.
- [8] Ka Nang Leung and Philip K. Mok. A capacitor-free CMOS low-dropout regulator with dampingfactor-control frequency compensation. *IEEE Journal of Solid-State Circuits*, 38(10):1691–1702, October 2003.
- [9] Ka Nang Leung and Philip K. Mok. Analysis of multistage amplifier – frequency compensation. *IEEE Trans. Circuits Syst. I*, 48:1041–1056, September 2001.
- [10] Xin Ming, Qiang Li, Ze-kun Zhou, and Bo Zhang. An ultrafast adaptively biased capacitorless LDO with dynamic charging control. *IEEE Trans. on Circuits and Systems – II: Express Briefs*, 59(1):40–44, January 2012.
- [11] V.R. Saari “Low Power high drive CMOS operational amplifiers”, *IEEE J. Solid-State Circuits*, vol. SC-18, pp. 121-127, 1983.
- [12] R.J. Baker, H.W. Li, and D.E. Boyce, *CMOS Circuit Design, Layout and Simulation*. Piscataway, NJ: IEEE Press, 1998, chap 26.
- [13] Bazes, M., "Two novel fully complementary self-biased CMOS differential amplifiers," *Solid-State Circuits, IEEE Journal of*, vol.26, no.2, pp.165,168, Feb 1991.
- [14] Zhan, Chenchang, and Wing-Hung Ki, “A high-precision low-voltage low dropout regulator for SoC with adaptive biasing”, *Circuits and Systems*, 2009. *ISCAS 2009. IEEE International Symposium on*. IEEE, 2009.
- [15] Chong, S. S., and P. K. Chan, “A quiescent power-aware low-voltage output capacitorless low dropout regulator for SOC applications”, *Circuits and Systems (ISCAS)*, 2011 *IEEE International Symposium on*. IEEE, 2011.
- [16] X. Ming, Q. Li, Z. Zhou, and B. Zhang, “An ultrafast adaptively biased capacitorless LDO with dynamic charging control”, *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 59, no. 1, pp. 40–44, Jan. 2012.
- [17] Young-Il Kim; Sang-sun Lee, “A Capacitor less LDO Regulator with Fast Feedback Technique and Low-Quiescent Current Error Amplifier”, *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol.60, no.6, pp.326,330, June 2013.
- [18] Fathipour, Rasoul, et al., “High slew rate current mode transconductance error amplifier for low quiescent current output-capacitorless CMOS LDO regulator”, *Integration, the VLSI Journal* 47.2 (2014): 204-212.