Common configuration for D1 risc-v CPUs.
