

# An Assessment of MAC Unit Architectures for Digital Signal Processing Applications

**Dr. Rohan K. Patel and Dr. Leela P. Rao**

Dr. Rohan K. Patel, Department of Electrical Engineering, University of Illinois at Urbana-Champaign, 306 N. Wright St, Urbana, IL 61801, USA

## Abstract

*In today's smart and digital world, the brisk encroachment in science and technology has boosted up the requirements for Digital Signal Processors (DSPs) which are having superior computing efficiency, high speed and low power consumption along with real time application feasibility. For designing any Digital Signal Processors or other applications related to signal processing, Multiply-Accumulate (MAC) unit is one of the most vital blocks of processor. The performance of the designed MAC unit in turn evaluates the eventual whole and sole performance of any system of application. Hence, the speed, power consumption, area etc. have been the key spots of apprehension in progression of a variety of MAC architectures. This paper facilitates a generic survey on various techniques utilized to implement MAC units to enhance the performance. The presented survey paper finally promotes the researches to implement an efficient MAC architecture for applications related to digital signal processing domain.*

**Indexed keywords:** Computer Engineering, Advanced Computing, Technology, Open Access

Article History: Received: 12 April 2023 | Accepted: 28 June 2023 | Published: 22 July 2023

**Key words:** Digital Arithmetic, Multiply-Accumulate (MAC) Unit, On-Silicon Area, Power Consumption, Mean Square Error (MSE).

## 1. INTRODUCTION

Multiplication and accumulation are basic and significant operations occurring in all microprocessors, microcontrollers, digital signal processors and other data computing units. The Multiply Accumulate (MAC) units are having variety of applications in convolution, correlation, data and image processing, signal processing and filter designs etc. Hence, performance of these MAC units determines the performance parameters such as delay, area, and power consumption etc. of the digital processors. Hence, designing of optimized MAC units is one of the most promising areas of research nowadays. The generic architecture of MAC units consists of multiplier, adder and accumulator register. The multiplier performs the generation of partial product, reduction of generated partial product, propagation of carry and addition of propagated carry. Moreover, the accumulator is a general PIPO (Parallel Input Parallel Output) shift register. This performs the storage of the result generated after data accumulation. The current result obtained from multiplier is further added with the previous stored result of accumulator in adder unit.

Designing of low power and high speed MAC units is one of the prime and most demanding for real time digital signal processing based applications such Machine learning, Artificial Intelligence, Bio-medical signal processing, Audio and video signal processing, RADAR and other defense related applications [1-5]. Furthermore, the analog signal processing schemes are employed in digital domain with the extensive usage of a variety of signal processing techniques such as Fast Fourier Transform (FFT), Discrete Fourier Transform (DFT), Z-Transform etc. in order to reduced the circuit complexities, power consumption, execution and computation time.

Number of researches is going on in order to design the multiplier and adder units with less delay, high speed, and low power consumption along with compacted chip level implementation [6]. In any DSP processor, the overall performance and its execution time mainly depends on multiplier and adder units only. The usage



of repeated bit addition and bit shifting operations make multiplication of binary numbers more efficient and optimized. However, usage of generic adders creates an overhead in terms of delays due to carry generation wait time. Hence, the multipliers using such adders consume more power and are quite slower [7]. These constraints make inroads to research for designing efficient adders and hence multipliers using optimized adders.

The rest of the paper is planned as follows. Section 2 presents the literature survey which covers different design architectures of MAC units. Section 3 presents comparison of different MAC units discussed in section 2 based on different performance parameters. Section 4 presents the conclusion of the paper.

## 2. LITERATURE SURVEY

This literature survey talks over a variety of approaches aiming towards the enhancement in the performance of adders, multipliers and hence multiply accumulate (MAC) unit. VLSI based design and implementation of the adder, multiplier and MAC circuit for digital signal processing applications is one of the most challenging tasks. Since, Moore's law depicted that the number of transistors on a silicon chip unit area would get double in every eighteen months. As a result, the area of the chip gets reduced. However, the key challenging issues are delay, power consumption and area. In order to resolve these issues, lots of researches have been evolved. In this section author will discuss few methodologies which will help to open a scope for further research.

Design of a floating point multiply and accumulate unit was done using old mathematics in [8] which results in the reduction of the number of partial products which are going to be added. This results in enhancement of speed of accumulation of generated partial products from multipliers. This is mainly due to reduction in number of stages occurring in generation of partial products which are ready to be added. This results in a design of MAC unit which is having superior performance. As compared to the existing conventional mathematical techniques, the implemented scheme is better in terms of computation and speed. Hence, this implementation is tremendously advantageous for digital signal processing applications.

A new scheme was proposed in order to design both signed and unsigned fixed-width multipliers with minimal mean square error (MSE) in [9]. This novel methodology results in improvement of power dissipation, on silicon area, results accuracy and timing performances as compared to the existing schemes. The design was implemented in 180nm technology. Results obtained with proposed implementation show the reduction in power dissipation by 50% and 13% decrease in propagation delay. An area and Delay efficient design of MAC unit was proposed with the extensive use of adapted Low Area Wallace tree multiplier (LAW) in [10]. The proposed multiplier was useful in order to design high speed applications of digital signal processing field.

Different methodologies in order to design the MAC unit were discussed in [11]. The comparison of discussed schemes was done for analysis of performance based on the various performance parameters such as power consumption, speed, delay and area. However, the 8 bit MAC based on Baugh-Wooley Multiplier was having extremely low power consumption but at the cost of increased delay and with respect to the other schemes. Furthermore, the 32 bit MAC based on Baugh-Wooley with HPM reduction results in lesser silicon area lower, power dissipation and equivalent delay as compared to the modified Booth multiplier. The power consumption can further be reduced with extensive use of pipelining.

Design of variable-correction based truncated multipliers was proposed in [12]. In this scheme, few of the generated partial-products are treated as redundant and are discarded in order to reduce the design complexity. Furthermore an appropriate compensation function was further added in order to compensate the introduced error to some extent. However, the optimal compensation function in order to minimize the mean square error was also designed in this work.

An implementation of MAC unit based on reversible logic gates which is essential for quantum computers was done in [13]. A novel circuit of 4x4 bit reversible logic based multiplier was designed using Peres gates and HNG gates. The proposed reversible multiplier circuit was found to be better as compared to existing designs in terms of gate count, quantum cost and hardware complexity. An efficient numerical scheme in order to calculate the maximum absolute error (MAE) in fixed-width multipliers and hence fixed-width multiplier-accumulator (MAC) circuits was implemented in

[14]. In addition to this, a compensation function was also evaluated in order to minimize this maximum absolute error (MAE) and was implemented efficiently in hardware too. Some other design of efficient MAC units based on lower error fixed width multiplier [15], Baugh-Wooley multiplier [16], 2-Cycle Multiply-Accumulate architecture [17], decimal floating-point fused concept based [18] etc. were also proposed.

### 3. COMPARISON OF DIFFERENT COMPRESSION SCHEMES

Table-1 presents a comparative analysis of various compression schemes discussed and surveyed in this paper. The different compression techniques along with their pros and cons are listed in this table. They are arranged in sequence of reference citation order in this table. The selection of particular compression scheme depends on the choice of performance parameters such as on silicon area, speed, power consumption, timing delay, circuit complexity along with implementation and application domains.

**Table -1 Comparison of Different Mac Units**

MAC Architecture	Advantages	Disadvantages	Applications
Meenu S Ravi et. al [8]	Good Speed Superior Computation Moderated power consumption	Complex Circuitry Moderated Area	Digital Signal Processing Filter Design
N. Petra et. al [9]	Superior MSE Superior Computation	More Area More Delay	Fixed Width Multiplier for
		More Power Consumption	Numerical Computations
G.Indira et. al [10]	Less Area High Speed	More Power Consumption	Digital Signal Processing Filter Design
Ku. Shweta et. al [11]	Low power consumption Less Area	Extremely Large Delay	FFT, DCT computations
N.Petra et. al [12]	Superior MSE Superior Computation Less Delay	More Area More Power Consumption	Digital Signal Processing FIR Filter Design
Shaik Nasar et. al [13]	Less Delay Less Gate Count Less Area	More Quantum cost More Power	Digital Application and ALU units
Davide De Caro et. al [14]	Superior MSE Superior Computation Less Delay Low power consumption	More Area	Digital Signal Processing FIR Filter Design
Tung Thanh Hoang et. al [17]	Low power consumption Moderated Delay	More Area	ALU Units

### 4. CONCLUSION

This paper has presented a widespread and up to date survey on various designs and architectures of adders and multipliers and hence Multiply-Accumulator (MAC) units. Since, speed and power consumption are one of the most challenging issue during the designing of MAC units and especially in case their usages in the domain of digital signal processing and multi-rate filter designing. Moreover, the on silicon area is also equally noteworthy in order to design an efficient and prolific MAC unit in order to perform arithmetic in multi-rate filters. In order to evolve an efficient VLSI design of MAC unit, different performance metrics are equally important upon which the discussion has been already conducted in respective sections. The summarized table is also presented in section 3 considering all the various MAC architectures aiding their pros and cons along with their applications.

### REFERENCES

- [1]. F. Bensaali, A. Amira, R. Sotudeh, —Floating-point matrix product on FPGA, Proc. IEEE/ACS Int. Conf. on Computer Systems and Applications, pp. 466-473, 2007
- [2]. F. de Dinechin, B. Pasca, O. Cret, R. Tudoran, —An FPGA-specific approach to floating-point accumulation and sum-of-products, Proc. 2008 Int. Conf. on Field Programmable Technology (FPT), pp. 33-40, 2008
- [3]. M. deLorimier, A. DeHon, —Floating-Point Sparse Matrix-Vector Multiply for FPGAs, Proc. ACM/SIGDA 13th Int. Symp. On Field Programmable Gate Arrays (FPGA), pp. 75-85, 2005

- [4]. Z. Jovanovic, V. Milutinovic, —FPGA accelerator for floating-point matrix multiplication|| IET Computer and Digital Techniques, Vol. 6, Issue 4, 249-256, 2012
- [5]. Y. Tao, G. Deyuan, D. Xiaoya, J. Nurmi, —Correctly Rounded Architectures for Floating-Point Multi-Operand Addition and Dot-Product Computation||, Proc. 24th IEEE Conf. on Application-Specific Systems, Architectures and Processors (ASAP), pp. 346-355, 2013
- [6]. S. Goel, A. Kumar, and M. A. Bayoumi, —Design of robust, energy efficient full adders for deep-sub-micrometer design using hybrid-CMOS logic style,|| *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 12, pp. 1309–1321, Dec. 2006.
- [7]. E. Prabhu and H. Mangalam, Power Optimized Vedic Parallel MAC Unit: GDI Technique. *Asian Journal of Information Technology*, 15: 2954-2957, 2016.
- [8]. Meenu S Ravi, R H Khade and Ajit Saraf, —Design of Fast Floating Point Multiply Accumulate Unit using Ancient Mathematics for DSP Applications.|| *European Journal of Advances in Engineering and Technology*, pp.55-59, 2015.
- [9]. N. Petra, D. De Caro, and A.G.M. Strollo, —Design of fixed-width multipliers with minimum mean square error,|| Proc. IEEE Eur. Conf. on Circuits Theory and Des. (ECCTD 2007), Sevilla, Spain, Aug. 2007, pp.464467.
- [10]. G. Indira, G. Madhusudhana Rao, P.Jaya Babu, M. Ravi Kiran, —An Efficient Architecture of MAC Unit with LAW Multiplier.|| *International Journal of Advanced Scientific Technologies in Engineering and Management Sciences (IJASTEMS-ISSN: 2454-356X)* Volume.2, Issue.11, November.2016
- [11]. Ku. Shweta N. Yengade, Associate Prof. P. R. Indurkar, —Review On Design of Low Power Multiply and Accumulate Unit Using Baugh-Wooley Based Multiplier.|| *International Research Journal of Engineering and Technology (IRJET)* Volume: 04 Issue: 02 Feb -2017.
- [12]. N. Petra, D. De Caro *et al.*, —Design of fixed-width multipliers with linear compensation function,|| *IEEE Transactions on Circuits and Systems-I*, vol. 58, no. 5, May 2011, pp. 947-960.
- [13]. Shaik Nasar, K. Subbarao, —Design & Implementation of MAC Unit Using Reversible Logic.|| *International Journal of Engineering Research and Applications (IJERA)* Vol. 2, Issue5, September-October 2012, pp.18481855.
- [14]. Davide De Caro *et al.*, —Fixed-Width Multipliers and Multipliers-Accumulators with Min-Max Approximation Error,|| *IEEE Transactions on Circuits and Systems—I: Regular Papers*, vol. 60, No. 9, September 2013, pp. 2375-2388.
- [15]. L.D. Van, S.S. Wang, and W.S. Feng, —Design of the lower error fixed width multiplier and its application,|| *IEEE Transactions on Circuits and Systems –II*, vol. 47, no. 10, oct.2000.
- [16]. P.A. Irfan Khan & Ravi Shankar Mishra, —Comparative Analysis of different algorithm for design of HighSpeed multiplier Accumulator Unit (MAC)||, *Indian Journal of science and technology*, Vol. 9(8), Doi:10.17485/ijst/2016/v9i8/83614, February 2016.
- [17]. Tung Thanh Hoang, Magnus Sjalander, and Per Larsson-Edefors, —High-Speed, Energy Efficient 2-Cycle Multiply-Accumulate Architecture,|| 978-1-4244-4941-5/09/\$25.0011©2009 IEEE.
- [18]. Samy, Rodina, Hossam AH Fahmy, Ramy Raafat, Amira Mohamed, Tarek El Deeb, and Yasmin Farouk, "A decimal floating-point fused-multiply-add unit." *In 2010 53rd IEEE International Midwest Symposium on Circuits and Systems*, pp. 529-532. IEEE, 2010.